EDGE TERMINATION STRUCTURE FOR POWER SEMICONDUCTOR DEVICES
    3.
    发明申请
    EDGE TERMINATION STRUCTURE FOR POWER SEMICONDUCTOR DEVICES 审中-公开
    功率半导体器件的边缘终止结构

    公开(公告)号:US20130087852A1

    公开(公告)日:2013-04-11

    申请号:US13267712

    申请日:2011-10-06

    IPC分类号: H01L29/78

    摘要: Edge termination structures for power semiconductor devices and methods for making such structures are described. The power semiconductor devices (or power devices) contain a substrate with an epitaxial layer thereon, an array of substantially-parallel, active trenches formed in the epitaxial layer, with the active trenches containing a transistor structure with an insulated gate conducting layer, a superjunction or shielded region adjacent the active trenches; a peripheral trench surrounding the active trenches, and a source contact area within an upper surface of the epitaxial layer, where the gate conducting layer extends over the superjunction or shielded region and over the surrounding peripheral trench. Such a configuration allows the edge termination structure to be used with a wide range of breakdown voltages in power MOSFET devices containing PN superjunction structures. Other embodiments are described.

    摘要翻译: 描述用于功率半导体器件的边缘终端结构及其制造方法。 功率半导体器件(或功率器件)包含其上具有外延层的衬底,形成在外延层中的基本上平行的有源沟槽的阵列,其中有源沟槽包含具有绝缘栅极导电层的晶体管结构,超级结 或与有源沟槽相邻的屏蔽区域; 围绕有源沟槽的外围沟槽,以及在外延层的上表面内的源极接触区域,其中栅极导电层在超结或屏蔽区域上延伸并在周围的周边沟槽上方延伸。 这种配置允许边缘终端结构在包含PN超结构结构的功率MOSFET器件中与宽范围的击穿电压一起使用。 描述其他实施例。