利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

112 条记录 (耗时 0.038 秒)

    Reduced overhead address mode change management in a pipelined, recycling microprocessor
    1.
    发明授权
    Reduced overhead address mode change management in a pipelined, recycling microprocessor 失效
    在流水线回收微处理器中减少开销地址模式更改管理

    公开(公告)号：US07971034B2

    公开(公告)日：2011-06-28

    申请号：US12051415

    申请日：2008-03-19

    申请人： David S. Hutton ,  Michael Billeci ,  Fadi Y. Busaba ,  Brian R. Prasky ,  John G. Rell, Jr. ,  Chung-Lung Kevin Shum ,  Charles F. Webb

    发明人： David S. Hutton ,  Michael Billeci ,  Fadi Y. Busaba ,  Brian R. Prasky ,  John G. Rell, Jr. ,  Chung-Lung Kevin Shum ,  Charles F. Webb

    IPC分类号： G06F9/00 ,  G06F9/44 ,  G06F9/30

    CPC分类号： G06F9/30189 ,  G06F9/30076 ,  G06F9/342 ,  G06F9/3802 ,  G06F9/3824 ,  G06F9/3836 ,  G06F9/3861 ,  G06F9/3867

    摘要： A method, system, and computer program product for reduced overhead address mode change management in a pipelined, recycling microprocessor are provided. The recycling microprocessor includes logic executing thereon. The microprocessor also includes an instruction fetch unit (IFU) supporting computation of address adds in selected address modes and reporting non-equal comparison of the computation to the logic. The microprocessor further includes a fixed point unit determining whether the mode has changed and reporting changes to the logic. Upon determining the comparison yields an equal result but the mode has changed, a recycle event is triggered to ensure subsequent ofetches are relaunched in the correct mode and that no execution writebacks occur from work performed in an incorrect mode. For comparisons yielding a non-equal result and a changed mode, the logic clears bits set in response to the determinations, and a serialization event is taken to reset a corresponding pipeline for operation in the correct mode.

    摘要翻译： 提供了一种用于在流水线式回收微处理器中减少开销地址模式改变管理的方法，系统和计算机程序产品。 回收微处理器包括在其上执行的逻辑。 微处理器还包括一个指令提取单元（IFU），用于支持在所选择的地址模式中添加的地址的计算，并且将该计算的不相等的比较报告给逻辑。 微处理器还包括确定模式是否改变并且对逻辑进行报告改变的固定点单元。 在确定比较时，产生相等的结果，但是模式已经改变，触发一个循环事件，以确保以正确的模式重新启动后续的提取，并且在不正确的模式下执行的工作不会执行执行回写。 为了比较产生不相等的结果和改变的模式，逻辑清除响应于确定的位设置，并且采用串行化事件来复位相应的流水线以便以正确的模式进行操作。

    METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR REDUCED OVERHEAD ADDRESS MODE CHANGE MANAGEMENT IN A PIPELINED, RECYLING MICROPROCESSOR
    2.
    发明申请
    METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR REDUCED OVERHEAD ADDRESS MODE CHANGE MANAGEMENT IN A PIPELINED, RECYLING MICROPROCESSOR 失效
    方法，系统和计算机程序产品，用于在管道，回收微处理器中减少地址模式更改管理

    公开(公告)号：US20090240929A1

    公开(公告)日：2009-09-24

    申请号：US12051415

    申请日：2008-03-19

    申请人： David S. Hutton ,  Michael Billeci ,  Fadi Y. Busaba ,  Brian R. Prasky ,  John G. Rell, JR. ,  Chung-Lung Kevin Shum ,  Charles F. Webb

    发明人： David S. Hutton ,  Michael Billeci ,  Fadi Y. Busaba ,  Brian R. Prasky ,  John G. Rell, JR. ,  Chung-Lung Kevin Shum ,  Charles F. Webb

    IPC分类号： G06F9/312

    CPC分类号： G06F9/30189 ,  G06F9/30076 ,  G06F9/342 ,  G06F9/3802 ,  G06F9/3824 ,  G06F9/3836 ,  G06F9/3861 ,  G06F9/3867

    摘要： A method, system, and computer program product for reduced overhead address mode change management in a pipelined, recycling microprocessor are provided. The recycling microprocessor includes logic executing thereon. The microprocessor also includes an instruction fetch unit (IFU) supporting computation of address adds in selected address modes and reporting non-equal comparison of the computation to the logic. The microprocessor further includes a fixed point unit determining whether the mode has changed and reporting changes to the logic. Upon determining the comparison yields an equal result but the mode has changed, a recycle event is triggered to ensure subsequent ofetches are relaunched in the correct mode and that no execution writebacks occur from work performed in an incorrect mode. For comparisons yielding a non-equal result and a changed mode, the logic clears bits set in response to the determinations, and a serialization event is taken to reset a corresponding pipeline for operation in the correct mode.

    摘要翻译： 提供了一种用于在流水线式回收微处理器中减少开销地址模式改变管理的方法，系统和计算机程序产品。 回收微处理器包括在其上执行的逻辑。 微处理器还包括一个指令提取单元（IFU），用于支持在所选择的地址模式中添加的地址的计算，并且将该计算的不相等的比较报告给逻辑。 微处理器还包括确定模式是否改变并且对逻辑进行报告改变的固定点单元。 在确定比较时，产生相等的结果，但是模式已经改变，触发一个循环事件，以确保以正确的模式重新启动后续的提取，并且在不正确的模式下执行的工作不会执行执行回写。 为了比较产生不相等的结果和改变的模式，逻辑清除响应于确定的位设置，并且采用串行化事件来复位相应的流水线以便以正确的模式进行操作。

    METHOD AND SYSTEM FOR INSTRUCTION ADDRESS PARITY COMPARISON
    3.
    发明申请
    METHOD AND SYSTEM FOR INSTRUCTION ADDRESS PARITY COMPARISON 有权
    方法和系统的指令地址的比较

    公开(公告)号：US20090210775A1

    公开(公告)日：2009-08-20

    申请号：US12031732

    申请日：2008-02-15

    申请人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

    发明人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

    IPC分类号： G06F11/00

    CPC分类号： G06F11/10

    摘要： A method and system for instruction address parity comparison are provided. The method includes calculating an instruction address parity value for an instruction, and distributing the instruction address parity value to one or more functional units in processing circuitry. The method also includes receiving the distributed instruction address parity value from the one or more functional units, and calculating a completing instruction address (CIA) parity value associated with completing the instruction. The method further includes generating an error indicator in response to a mismatch between the received instruction address parity value and the CIA parity value.

    摘要翻译： 提供了一种用于指令地址奇偶校验比较的方法和系统。 该方法包括计算指令的指令地址奇偶校验值，并将指令地址奇偶校验值分配给处理电路中的一个或多个功能单元。 该方法还包括从一个或多个功能单元接收分布式指令地址奇偶校验值，以及计算与完成指令相关联的完成指令地址（CIA）奇偶校验值。 该方法还包括响应于接收到的指令地址奇偶校验值和CIA奇偶校验值之间的不匹配而产生错误指示符。

    Method and system for instruction address parity comparison
    4.
    发明授权
    Method and system for instruction address parity comparison 有权
    指令地址奇偶校验比较方法和系统

    公开(公告)号：US08140951B2

    公开(公告)日：2012-03-20

    申请号：US12031732

    申请日：2008-02-15

    申请人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

    发明人： Fadi Y. Busaba ,  Brian R. Prasky ,  Chung-Lung Kevin Shum

    IPC分类号： G06F11/00 ,  H03M13/00

    CPC分类号： G06F11/10

    摘要： A method and system for instruction address parity comparison are provided. The method includes calculating an instruction address parity value for an instruction, and distributing the instruction address parity value to one or more functional units in processing circuitry. The method also includes receiving the distributed instruction address parity value from the one or more functional units, and calculating a completing instruction address (CIA) parity value associated with completing the instruction. The method further includes generating an error indicator in response to a mismatch between the received instruction address parity value and the CIA parity value.

    摘要翻译： 提供了一种用于指令地址奇偶校验比较的方法和系统。 该方法包括计算指令的指令地址奇偶校验值，并将指令地址奇偶校验值分配给处理电路中的一个或多个功能单元。 该方法还包括从一个或多个功能单元接收分布式指令地址奇偶校验值，以及计算与完成指令相关联的完成指令地址（CIA）奇偶校验值。 该方法还包括响应于接收到的指令地址奇偶校验值和CIA奇偶校验值之间的不匹配而产生错误指示符。

    System and method for providing asynchronous dynamic millicode entry prediction
    5.
    发明授权
    System and method for providing asynchronous dynamic millicode entry prediction 失效
    提供异步动态millicode条目预测的系统和方法

    公开(公告)号：US07913068B2

    公开(公告)日：2011-03-22

    申请号：US12035109

    申请日：2008-02-21

    申请人： James J. Bonanno ,  Brian R. Prasky ,  John G. Rell, Jr. ,  Anthony Saporito ,  Chung-Lung Kevin Shum

    发明人： James J. Bonanno ,  Brian R. Prasky ,  John G. Rell, Jr. ,  Anthony Saporito ,  Chung-Lung Kevin Shum

    IPC分类号： G06F9/42

    CPC分类号： G06F9/3017 ,  G06F9/30145 ,  G06F9/30174 ,  G06F9/3806

    摘要： A system and method for asynchronous dynamic millicode entry prediction in a processor are provided. The system includes a branch target buffer (BTB) to hold branch information. The branch information includes: a branch type indicating that the branch represents a millicode entry (mcentry) instruction targeting a millicode subroutine, and an instruction length code (ILC) associated with the mcentry instruction. The system also includes search logic to perform a method. The method includes locating a branch address in the BTB for the mcentry instruction targeting the millicode subroutine, and determining a return address to return from the millicode subroutine as a function of the an instruction address of the mcentry instruction and the ILC. The system further includes instruction fetch controls to fetch instructions of the millicode subroutine asynchronous to the search logic. The search logic may also operate asynchronous with respect to an instruction decode unit.

    摘要翻译： 提供了一种用于在处理器中进行异步动态毫代码入口预测的系统和方法。 该系统包括用于保存分支信息的分支目标缓冲器（BTB）。 分支信息包括：分支类型，指示分支表示针对毫微米子例程的毫米条目（中心）指令，以及与中心指令相关联的指令长度代码（ILC）。 该系统还包括执行方法的搜索逻辑。 该方法包括将BTB中的分支地址定位为针对毫秒子程序的中心指令，以及根据中心指令和ILC的指令地址确定返回地址以从millicode子程序返回。 该系统还包括指令获取控制以获取与搜索逻辑异步的毫微数子程序的指令。 搜索逻辑也可以相对于指令解码单元进行异步操作。

    SYSTEM AND METHOD FOR PROVIDING ASYNCHRONOUS DYNAMIC MILLICODE ENTRY PREDICTION
    6.
    发明申请
    SYSTEM AND METHOD FOR PROVIDING ASYNCHRONOUS DYNAMIC MILLICODE ENTRY PREDICTION 失效
    用于提供异步动态MILLICODE入侵预测的系统和方法

    公开(公告)号：US20090217002A1

    公开(公告)日：2009-08-27

    申请号：US12035109

    申请日：2008-02-21

    申请人： James J. Bonanno ,  Brian R. Prasky ,  John G. Rell, JR. ,  Anthony Saporito ,  Chung-Lung Kevin Shum

    发明人： James J. Bonanno ,  Brian R. Prasky ,  John G. Rell, JR. ,  Anthony Saporito ,  Chung-Lung Kevin Shum

    IPC分类号： G06F9/312

    CPC分类号： G06F9/3017 ,  G06F9/30145 ,  G06F9/30174 ,  G06F9/3806

    摘要： A system and method for asynchronous dynamic millicode entry prediction in a processor are provided. The system includes a branch target buffer (BTB) to hold branch information. The branch information includes: a branch type indicating that the branch represents a millicode entry (mcentry) instruction targeting a millicode subroutine, and an instruction length code (ILC) associated with the mcentry instruction. The system also includes search logic to perform a method. The method includes locating a branch address in the BTB for the mcentry instruction targeting the millicode subroutine, and determining a return address to return from the millicode subroutine as a function of the an instruction address of the mcentry instruction and the ILC. The system further includes instruction fetch controls to fetch instructions of the millicode subroutine asynchronous to the search logic. The search logic may also operate asynchronous with respect to an instruction decode unit.

    摘要翻译： 提供了一种用于在处理器中进行异步动态毫代码入口预测的系统和方法。 该系统包括用于保存分支信息的分支目标缓冲器（BTB）。 分支信息包括：分支类型，指示分支表示针对毫微米子例程的毫米条目（中心）指令，以及与中心指令相关联的指令长度代码（ILC）。 该系统还包括执行方法的搜索逻辑。 该方法包括将BTB中的分支地址定位到针对毫秒子程序的中心指令，以及根据中心指令和ILC的指令地址确定返回地址，以从millicode子程序返回。 该系统还包括指令获取控制以获取与搜索逻辑异步的毫微数子程序的指令。 搜索逻辑也可以相对于指令解码单元进行异步操作。

    Cache set replacement order based on temporal set recording
    8.
    发明授权
    Cache set replacement order based on temporal set recording 有权
    基于时间设置记录的缓存集替换顺序

    公开(公告)号：US08806139B2

    公开(公告)日：2014-08-12

    申请号：US13354894

    申请日：2012-01-20

    申请人： Fadi Y. Busaba ,  Steven R. Carlough ,  Christopher A. Krygowski ,  Brian R. Prasky ,  Chung-Lung K. Shum

    发明人： Fadi Y. Busaba ,  Steven R. Carlough ,  Christopher A. Krygowski ,  Brian R. Prasky ,  Chung-Lung K. Shum

    IPC分类号： G06F12/12

    CPC分类号： G06F12/0875 ,  G06F12/126

    摘要： A technique is provided for cache management of a cache. The processing circuit determines a miss count and a hit position field during a previous execution of an instruction requesting that a data element be stored in a cache. The miss count and the hit position field are stored for a data element corresponding to an instruction that requests storage of the data element. The processing circuit places the data element in a hierarchical order based on the miss count and/or the hit position field. The hit position field includes a hierarchical position related to the data element in the cache.

    摘要翻译： 提供了用于高速缓存的高速缓存管理的技术。 处理电路在先前执行请求数据元素存储在高速缓存中的指令期间确定未命中和命中位置字段。 针对与请求存储数据元素的指令相对应的数据元素存储未命中和命中位置字段。 处理电路基于错过次数和/或命中位置字段将数据元素放置成分层次序。 命中位置字段包括与缓存中的数据元素相关的分层位置。