METHOD FOR FORMING 3D-INTERCONNECT STRUCTURES WITH AIRGAPS
    2.
    发明申请
    METHOD FOR FORMING 3D-INTERCONNECT STRUCTURES WITH AIRGAPS 有权
    用于形成3D互连结构的方法

    公开(公告)号:US20120013022A1

    公开(公告)日:2012-01-19

    申请号:US13183315

    申请日:2011-07-14

    IPC分类号: H01L23/48 H01L21/28

    摘要: Ultra-low capacitance interconnect structures, preferably Through Silicon Via (TSV) interconnects and methods for fabricating said interconnects are disclosed. The fabrication method comprises the steps of providing a substrate having a first main surface, producing at least one hollow trench-like structure therein from the first main surface, said trench-like structure surrounding an inner pillar structure of substrate material, depositing a dielectric liner which pinches off said hollow trench-like structure at the first main surface such that an airgap is created in the center of hollow trench-like structure and further creating a TSV hole and filling it at least partly with conductive material.

    摘要翻译: 公开了超低电容互连结构,优选地通过硅通孔(TSV)互连和用于制造所述互连的方法。 该制造方法包括以下步骤:提供具有第一主表面的基底,从第一主表面至少产生一个中空的沟槽状结构,所述沟槽状结构围绕基底材料的内柱结构,沉积介电衬垫 其在第一主表面处夹紧所述中空沟槽状结构,使得在中空沟槽状结构的中心产生气隙,并进一步产生TSV孔并至少部分地用导电材料填充TSV孔。