利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

39 条记录 (耗时 0.026 秒)

    Method and apparatus for interleaved processing of direct and indirect texture coordinates in a graphics system
    2.
    发明申请
    Method and apparatus for interleaved processing of direct and indirect texture coordinates in a graphics system 有权

    公开(公告)号：US20050237337A1

    公开(公告)日：2005-10-27

    申请号：US11152283

    申请日：2005-06-15

    申请人： Mark Leather ,  Robert Drebin ,  Timothy Van Hook

    发明人： Mark Leather ,  Robert Drebin ,  Timothy Van Hook

    IPC分类号： G06T15/00 ,  G06T15/04 ,  G09G5/00 ,  G06T11/40

    CPC分类号： G06T15/04 ,  G06T15/005

    摘要： A graphics system including a custom graphics and audio processor produces exciting 2D and 3D graphics and surround sound. The system includes a graphics and audio processor including a 3D graphics pipeline and an audio digital signal processor. The graphics pipeline renders and prepares images for display at least in part in response to polygon vertex attribute data and texel color data stored as a texture images in an associated memory. An efficient texturing pipeline arrangement achieves a relatively low chip-footprint by utilizing a single texture coordinate/data processing unit that interleaves the processing of logical direct and indirect texture coordinate data and a texture lookup data feedback path for “recirculating” indirect texture lookup data retrieved from a single texture retrieval unit back to the texture coordinate/data processing unit. Versatile indirect texture referencing is achieved by using the same texture coordinate/data processing unit to transform the recirculated texture lookup data into offsets that may be added to the texture coordinates of a direct texture lookup. A generalized indirect texture API function is provided that supports defining at least four indirect texture referencing operations and allows for selectively associating one of at least eight different texture images with each indirect texture defined. Retrieved indirect texture lookup data is processed as multi-bit binary data triplets of three, four, five, or eight bits. The data triplets are multiplied by a 3×2 texture coordinate offset matrix before being optionally combined with regular non-indirect coordinate data or coordinate data from a previous cycle/stage of processing. Values of the offset matrix elements are variable and may be dynamically defined for each cycle/stage using selected constants. Two additional variable matrix configurations are also defined containing element values obtained from current direct texture coordinates. Circuitry for optionally biasing and scaling retrieved texture data is also provided.

    Method for urgency-based preemption of a process
    7.
    发明授权
    Method for urgency-based preemption of a process 有权
    流程抢占方式

    公开(公告)号：US08963933B2

    公开(公告)日：2015-02-24

    申请号：US13555866

    申请日：2012-07-23

    申请人： Robert Scott Hartog ,  Ralph Clay Taylor ,  Michael Mantor ,  Kevin McGrath ,  Sebastien Nussbaum ,  Nuwan S. Jayasena ,  Rex Eldon McCrary ,  Mark Leather ,  Philip J. Rogers

    发明人： Robert Scott Hartog ,  Ralph Clay Taylor ,  Michael Mantor ,  Kevin McGrath ,  Sebastien Nussbaum ,  Nuwan S. Jayasena ,  Rex Eldon McCrary ,  Mark Leather ,  Philip J. Rogers

    IPC分类号： G06T1/20 ,  G06F9/48

    CPC分类号： G06T1/20 ,  G06F9/48 ,  G06F9/4881

    摘要： The desire to use an Accelerated Processing Device (APD) for general computation has increased due to the APD's exemplary performance characteristics. However, current systems incur high overhead when dispatching work to the APD because a process cannot be efficiently identified or preempted. The occupying of the APD by a rogue process for arbitrary amounts of time can prevent the effective utilization of the available system capacity and can reduce the processing progress of the system. Embodiments described herein can overcome this deficiency by enabling the system software to pre-empt a process executing on the APD for any reason. The APD provides an interface for initiating such a pre-emption. This interface exposes an urgency of the request which determines whether the process being preempted is allowed a grace period to complete its issued work before being forced off the hardware.

    摘要翻译： 由于APD的示范性能特征，使用加速处理装置（APD）进行通用计算的愿望增加。 然而，由于无法有效地识别或抢占过程，目前的系统在向APD发送作业时会产生高额的开销。 通过流氓流程占用任意时间的APD可以防止有效利用现有的系统容量，并可以减少系统的处理进度。 本文描述的实施例可以通过使得系统软件由于任何原因预先在APD上执行的过程来克服这个缺陷。 APD提供了一个用于启动此优先级的接口。 该接口暴露了该请求的紧急性，该请求确定被抢占的进程是否被允许在宽限期之前完成其发出的工作，然后才被强制关闭硬件。