利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

8 条记录 (耗时 0.02 秒)

    System and method for linking a plurality of network switches
    4.
    发明授权
    System and method for linking a plurality of network switches 失效
    用于链接多个网络交换机的系统和方法

    公开(公告)号：US07307995B1

    公开(公告)日：2007-12-11

    申请号：US10117418

    申请日：2002-04-05

    申请人： Ram Ganesan Iyer ,  Hawkins Yao ,  Michael Witkowski ,  Richard Gunlock

    发明人： Ram Ganesan Iyer ,  Hawkins Yao ,  Michael Witkowski ,  Richard Gunlock

    IPC分类号： H04L12/56

    CPC分类号： H04L49/552 ,  H04L45/00 ,  H04L49/357 ,  H04L49/45

    摘要： A method of linking at least two network switches is disclosed, wherein each network switch switches data traffic of a plurality of devices, through a plurality of couplings. The method comprises the steps of generating a data stream including an identifier to be sent from a first to a second network switch, generating a number identifying one of the couplings from the identifier, and using the identified coupling for transfer of the data stream.

    摘要翻译： 公开了一种链接至少两个网络交换机的方法，其中每个网络交换机通过多个耦合来切换多个设备的数据业务。 该方法包括以下步骤：生成包括要从第一网络交换机发送到第二网络交换机的标识符的数据流，从标识符生成标识耦合的号码，以及使用所识别的耦合来传送数据流。

    Fibre channel implementation using network processors
    6.
    发明授权
    Fibre channel implementation using network processors 失效
    使用网络处理器的光纤通道实现

    公开(公告)号：US07295561B1

    公开(公告)日：2007-11-13

    申请号：US10117638

    申请日：2002-04-05

    申请人： Hawkins Yao ,  Richard Gunlock ,  Po-Wei Tan

    发明人： Hawkins Yao ,  Richard Gunlock ,  Po-Wei Tan

    IPC分类号： H04L12/28 ,  H04L12/66

    CPC分类号： H04L49/9094 ,  H04L47/15 ,  H04L49/3072 ,  H04L49/90

    摘要： Network processors controlled by software are used to implement the FC-1 and FC-2 layer functions. Each Network Processor comprises a fabric processor, an executive processor, channel processors and associated serial data processors. Special ASICs are not required since all of the Fiber Channel layers may be implementation with the network processors under software control.

    摘要翻译： 由软件控制的网络处理器用于实现FC-1和FC-2层功能。 每个网络处理器包括结构处理器，执行处理器，通道处理器和相关联的串行数据处理器。 不需要特殊的ASIC，因为所有的光纤通道层都可以通过软件控制下的网络处理器进行实现。

    Online initial mirror synchronization and mirror synchronization verification in storage area networks
    7.
    发明授权
    Online initial mirror synchronization and mirror synchronization verification in storage area networks 有权
    存储区域网络中的在线初始镜像同步和镜像同步验证

    公开(公告)号：US07529781B2

    公开(公告)日：2009-05-05

    申请号：US10837248

    申请日：2004-04-30

    申请人： Robert Tower Frey ,  Chao Zhang ,  Poulo Kuriakose ,  Rajesh Ananthanarayanan ,  Hawkins Yao

    发明人： Robert Tower Frey ,  Chao Zhang ,  Poulo Kuriakose ,  Rajesh Ananthanarayanan ,  Hawkins Yao

    IPC分类号： G06F17/30

    CPC分类号： G06F3/0611 ,  G06F3/065 ,  G06F3/0659 ,  G06F3/067 ,  G06F11/2069 ,  Y10S707/99931 ,  Y10S707/99945 ,  Y10S707/99955

    摘要： Systems and methods in accordance with various disclosed embodiments can manage a mirrored virtual target to synchronize the members of the virtual target and/or to verify that the members of the virtual target are synchronized. In one embodiment, a mirrored virtual target is synchronized by first provisioning at least one first internal virtual logical unit (IVLU) corresponding to at least one destination target of the mirrored target and a second IVLU corresponding to a source target of the mirrored target. A write command is first issued, via one or more internal virtual logical units, to each of the destination target members of the mirrored target. When each destination target is available to receive data, as evidenced by a returned transfer ready signal, a read command is provided to the source target via the second internal virtual logical unit. In this manner, a data path between the source and destination targets is established prior to reading data from the source target. Accordingly, the data can be read from the source target, converted to write data, and routed to the destination targets at line speed without buffering of the data. A similar process is provided to verify that the members of a mirrored target are synchronized. In one embodiment, a system and method is provided to manage incoming commands for the mirrored target while synchronizing or verifying synchronization of the mirrored target. Incoming commands can be queued as they are received and provided to the mirrored target when pending synchronization or verification commands are completed.

    摘要翻译： 根据各种公开的实施例的系统和方法可以管理镜像的虚拟目标以同步虚拟目标的成员和/或验证虚拟目标的成员是否同步。 在一个实施例中，通过首先配置对应于镜像目标的至少一个目的地目标的至少一个第一内部虚拟逻辑单元（IVLU）和对应于所述镜像目标的源目标的第二IVLU来同步镜像的虚拟目标。 写入命令首先通过一个或多个内部虚拟逻辑单元发送到镜像目标的每个目标目标成员。 当每个目标目标可用于接收数据时，如通过返回的传送就绪信号所证明的，经由第二内部虚拟逻辑单元向源目标提供读取命令。 以这种方式，在从源目标读取数据之前建立源目标和目标目标之间的数据路径。 因此，可以从源目标读取数据，转换为写入数据，并以线速度路由到目标目标，而不缓冲数据。 提供了类似的过程来验证镜像目标的成员是否同步。 在一个实施例中，提供了系统和方法来管理镜像目标的传入命令，同时或验证镜像目标的同步。 接收到的命令可以被接收到排队，并在挂起同步或验证命令完成时提供给镜像目标。

    Online initial mirror synchronization and mirror synchronization verification in storage area networks
    8.
    发明申请
    Online initial mirror synchronization and mirror synchronization verification in storage area networks 有权

    公开(公告)号：US20060036648A1

    公开(公告)日：2006-02-16

    申请号：US10837248

    申请日：2004-04-30

    申请人： Robert Frey ,  Chao Zhang ,  Poulo Kuriakose ,  Rajesh Ananthanarayanan ,  Hawkins Yao

    发明人： Robert Frey ,  Chao Zhang ,  Poulo Kuriakose ,  Rajesh Ananthanarayanan ,  Hawkins Yao

    IPC分类号： G06F17/30

    CPC分类号： G06F3/0611 ,  G06F3/065 ,  G06F3/0659 ,  G06F3/067 ,  G06F11/2069 ,  Y10S707/99931 ,  Y10S707/99945 ,  Y10S707/99955

    摘要： Systems and methods in accordance with various disclosed embodiments can manage a mirrored virtual target to synchronize the members of the virtual target and/or to verify that the members of the virtual target are synchronized. In one embodiment, a mirrored virtual target is synchronized by first provisioning at least one first internal virtual logical unit (IVLU) corresponding to at least one destination target of the mirrored target and a second IVLU corresponding to a source target of the mirrored target. A write command is first issued, via one or more internal virtual logical units, to each of the destination target members of the mirrored target. When each destination target is available to receive data, as evidenced by a returned transfer ready signal, a read command is provided to the source target via the second internal virtual logical unit. In this manner, a data path between the source and destination targets is established prior to reading data from the source target. Accordingly, the data can be read from the source target, converted to write data, and routed to the destination targets at line speed without buffering of the data. A similar process is provided to verify that the members of a mirrored target are synchronized. In one embodiment, a system and method is provided to manage incoming commands for the mirrored target while synchronizing or verifying synchronization of the mirrored target. Incoming commands can be queued as they are received and provided to the mirrored target when pending synchronization or verification commands are completed.