-
公开(公告)号:US20220229575A1
公开(公告)日:2022-07-21
申请号:US17710796
申请日:2022-03-31
Applicant: Intel Corporation
Inventor: Wei P. CHEN , Andrew M. RUDOFF , Rajat AGARWAL
IPC: G06F3/06
Abstract: A system can dynamically migrate memory pages from near memory to far memory during runtime. A system basic input output system (BIOS) can program a first memory address space of size P and a second memory address space of size P to a near memory (NM) space of size (N) and a far memory (FM) space of size (M), where P equals N+M. For the first memory address space, the OS can manage the NM space and the FM space as a flat memory space with an address space of size P available. For the second memory address space, the OS can manage the NM space as a NM cache for FM, with an address space of size M available.
-
公开(公告)号:US20200042343A1
公开(公告)日:2020-02-06
申请号:US16586859
申请日:2019-09-27
Applicant: Intel Corporation
Inventor: Zhe WANG , Andrew V. ANDERSON , Alaa R. ALAMELDEEN , Andrew M. RUDOFF
IPC: G06F9/455
Abstract: Examples herein relate to checkpoint replication and copying of updated checkpoint data. For example, a memory controller coupled to a memory can receive a write request with an associated address to write or update checkpoint data and track updates to checkpoint data based on at least two levels of memory region sizes. A first level is associated with a larger memory region size than a memory region size associated with the second level. In some examples, the first level is a cache-line memory region size and the second level is a page memory region size. Updates to the checkpoint data can be tracked at the second level unless an update was previously tracked at the first level. Reduced amounts of updated checkpoint data can be transmitted during a checkpoint replication by using multiple region size trackers.
-
3.
公开(公告)号:US20240061741A1
公开(公告)日:2024-02-22
申请号:US18268956
申请日:2020-12-26
Applicant: Intel Corporation
Inventor: Rajat AGARWAL , Hsing-Min CHEN , Wei P. CHEN , Wei WU , Jing LING , Kuljit S. BAINS , Kjersten E. CRISS , Deep K. BUCH , Theodros YIGZAW , John G. HOLM , Andrew M. RUDOFF , Vaibhav SINGH , Sreenivas MANDAVA
IPC: G06F11/10
CPC classification number: G06F11/10
Abstract: A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perform permanent fault detection (PFD) and adjust application of ECC based on PFD detection; or, spare only a portion of a device and leave another portion active, including adjusting ECC based on the spared portion. The error detection can be based on bits of an ECC device, and error correction based on those bits and additional bits stored on the data devices.
-
公开(公告)号:US20220114086A1
公开(公告)日:2022-04-14
申请号:US17560007
申请日:2021-12-22
Applicant: Intel Corporation
Inventor: Chace A. CLARK , James A. BOYD , Chet R. DOUGLAS , Andrew M. RUDOFF , Dan J. WILLIAMS
IPC: G06F12/02
Abstract: Examples include techniques to expand system memory via use of available device memory. Circuitry at a device coupled to a host device partitions a portion of memory capacity of a memory configured for use by compute circuitry resident at the device to execute a workload. The partitioned portion of memory capacity is reported to the host device as being available for use as a portion of system memory. An indication from the host device is received if the portion of memory capacity has been identified for use as a first portion of pooled system memory. The circuitry to monitor usage of the memory capacity used by the compute circuitry to execute the workload to decide whether to place a request to the host device to reclaim the memory capacity from the first portion of pooled system memory.
-
-
-