公开(公告)号：US20210271305A1

公开(公告)日：2021-09-02

申请号：US17183518

申请日：2021-02-24

申请人： Intel Corporation

发明人： Alexander Gendler ,  Igor Yanover ,  Gavri Berger ,  Edo Hachamo ,  Elkana Korem ,  Hanan Shomroni ,  Daniela Kaufman ,  Lev Makovsky ,  Haim Granot

IPC分类号： G06F1/324 ,  G06F1/3206

摘要： In an embodiment, a processor includes processing cores to execute instructions; and throttling logic. The throttling logic is to: determine an average capacitance score for execution events in a sliding window; perform frequency throttling when the average capacitance score exceeds a throttling threshold; determine a count of frequency throttling instances; and in response to a determination that the count of frequency throttling instances exceeds a maximum throttling value, increase the throttling threshold and concurrently reduce a baseline frequency. Other embodiments are described and claimed.

公开(公告)号：US11385704B2

公开(公告)日：2022-07-12

申请号：US17183518

申请日：2021-02-24

申请人： Intel Corporation

发明人： Alexander Gendler ,  Igor Yanover ,  Gavri Berger ,  Edo Hachamo ,  Elkana Korem ,  Hanan Shomroni ,  Daniela Kaufman ,  Lev Makovsky ,  Haim Granot

IPC分类号： G06F1/32 ,  G06F1/324 ,  G06F1/3206

摘要： In an embodiment, a processor includes processing cores to execute instructions; and throttling logic. The throttling logic is to: determine an average capacitance score for execution events in a sliding window; perform frequency throttling when the average capacitance score exceeds a throttling threshold; determine a count of frequency throttling instances; and in response to a determination that the count of frequency throttling instances exceeds a maximum throttling value, increase the throttling threshold and concurrently reduce a baseline frequency. Other embodiments are described and claimed.

公开(公告)号：US20200310511A1

公开(公告)日：2020-10-01

申请号：US16369793

申请日：2019-03-29

申请人： Intel Corporation

发明人： Alexander Gendler ,  Igor Yanover ,  Gavri Berger ,  Edo Hachamo ,  Elkana Korem ,  Hanan Shomroni ,  Daniela Kaufman ,  Lev Makovsky ,  Haim Granot

IPC分类号： G06F1/324 ,  G06F1/3206

摘要： In an embodiment, a processor includes processing cores to execute instructions; and throttling logic. The throttling logic is to: determine an average capacitance score for execution events in a sliding window; perform frequency throttling when the average capacitance score exceeds a throttling threshold; determine a count of frequency throttling instances; and in response to a determination that the count of frequency throttling instances exceeds a maximum throttling value, increase the throttling threshold and concurrently reduce a baseline frequency. Other embodiments are described and claimed.

公开(公告)号：US11409560B2

公开(公告)日：2022-08-09

申请号：US16367581

申请日：2019-03-28

申请人： Intel Corporation

发明人： Krishnamurthy Jambur Sathyanarayana ,  Robert Valentine ,  Alexander Gendler ,  Shmuel Zobel ,  Gavri Berger ,  Ian M. Steiner ,  Nikhil Gupta ,  Eyal Hadas ,  Edo Hachamo ,  Sumesh Subramanian

IPC分类号： G06F9/48 ,  G06F9/38 ,  G06F9/30 ,  G06F9/4401 ,  G06F1/3206 ,  G06F1/324 ,  G06F1/3234 ,  G06F1/3296

摘要： In one embodiment, a processor includes a current protection controller to: receive instruction width information and instruction type information associated with one or more instructions stored in an instruction queue prior to execution of the one or more instructions by an execution circuit; determine a power license level for the core based on the corresponding instruction width information and the instruction type information; generate a request for a license for the core corresponding to the power license level; and communicate the request to a power controller when the one or more instructions are non-speculative, and defer communication of the request when at least one of the one or more instructions is speculative. Other embodiments are described and claimed.

公开(公告)号：US10936041B2

公开(公告)日：2021-03-02

申请号：US16369793

申请日：2019-03-29

申请人： Intel Corporation

发明人： Alexander Gendler ,  Igor Yanover ,  Gavri Berger ,  Edo Hachamo ,  Elkana Korem ,  Hanan Shomroni ,  Daniela Kaufman ,  Lev Makovsky ,  Haim Granot

IPC分类号： G06F1/32 ,  G06F1/324 ,  G06F1/3206

摘要： In an embodiment, a processor includes processing cores to execute instructions; and throttling logic. The throttling logic is to: determine an average capacitance score for execution events in a sliding window; perform frequency throttling when the average capacitance score exceeds a throttling threshold; determine a count of frequency throttling instances; and in response to a determination that the count of frequency throttling instances exceeds a maximum throttling value, increase the throttling threshold and concurrently reduce a baseline frequency. Other embodiments are described and claimed.