-
公开(公告)号:US20240264871A1
公开(公告)日:2024-08-08
申请号:US18618912
申请日:2024-03-27
Applicant: Intel Corporation
Inventor: Ziye YANG , James R. HARRIS , Kiran PATIL , Benjamin WALKER , Sudheer MOGILAPPAGARI , Yadong LI , Mark WUNDERLICH , Anil VASUDEVAN
CPC classification number: G06F9/5027 , G06F9/466 , G06F9/546 , G06F13/22 , H04L67/1097 , H04L69/16
Abstract: The disclosure concerns at least one processor that can execute a polling group to poll for storage transactions associated with a first group of one or more particular queue identifiers. The disclosure concerns at least one processor is configured to: execute a second polling group on a second processor, wherein the second polling group is to poll for storage transactions for a second group of one or more particular queue identifiers that are different than the one or more particular queue identifiers of the first group, wherein the second group of one or more particular queue identifiers are associated with one or more queues that can be accessed using the second polling group and not the first polling group.
-
公开(公告)号:US20180129616A1
公开(公告)日:2018-05-10
申请号:US15573114
申请日:2015-06-24
Applicant: Intel Corporation
Inventor: Cunming LIANG , Danny Y. ZHOU , David E. COHEN , James R. HARRIS
CPC classification number: G06F13/1668 , G06F3/00 , G06F9/5011 , G06F9/5077 , G06F13/28 , G06F13/4282 , G06F2009/45579 , G06F2213/0026
Abstract: Disclosed herein are systems and methods for isolating input/output computing resources. In some embodiments, a host device may include logic to identify a Process Address Space Identifier (PASID) for a process or container of the host device and logic to associate the PASID with an individual queue pair of a hardware device of the host device, wherein the queue pair includes two complementary queues and wherein the queue pair is owned by the process or container upon association with the PASID. Other embodiments may be disclosed and/or claimed.
-
3.
公开(公告)号:US20230130859A1
公开(公告)日:2023-04-27
申请号:US17894041
申请日:2022-08-23
Applicant: Intel Corporation
Inventor: Xiaodong LIU , Ziye YANG , James R. HARRIS , Changpeng LIU , Gang CAO
IPC: G06F12/0811 , G06F12/0873
Abstract: An apparatus is described. The apparatus includes a network interface having a system interface, a media access interface and circuitry to construct a block of null values for a logical block address (LBA) in response to a remote storage system having informed the network interface that the LBA was un-mappable.
-
公开(公告)号:US20200241927A1
公开(公告)日:2020-07-30
申请号:US16849915
申请日:2020-04-15
Applicant: Intel Corporation
Inventor: Ziye YANG , James R. HARRIS , Kiran PATIL , Benjamin WALKER , Sudheer MOGILAPPAGARI , Yadong LI , Mark WUNDERLICH , Anil VASUDEVAN
Abstract: Examples described herein relate to at least one processor that can execute a polling group to poll for storage transactions associated with a first group of one or more particular queue identifiers, wherein the one or more particular queue identifiers are associated with one or more queues that can be accessed using the polling group and no other polling group. In some examples, the polling group is to execute on a processor that runs no other polling group. In some examples, the at least one processor is configured to: execute a second polling group on a second processor, wherein the second polling group is to poll for storage transactions for a second group of one or more particular queue identifiers that are different than the one or more particular queue identifiers of the first group, wherein the second group of one or more particular queue identifiers are associated with one or more queues that can be accessed using the second polling group and not the first polling group.
-
公开(公告)号:US20230205715A1
公开(公告)日:2023-06-29
申请号:US18069088
申请日:2022-12-20
Applicant: Intel Corporation
Inventor: James R. HARRIS , Benjamin WALKER
IPC: G06F13/28
CPC classification number: G06F13/28 , G06F2213/28
Abstract: A method is described. The method includes receiving a first invocation for a first ASIC block on a semiconductor chip. The first invocation provides a value. The method includes receiving a second invocation for a second ASIC block on the semiconductor chip. The second invocation also provides the value. The method includes determining that the second ASIC block is to operate on output from the first ASIC block from the first and second invocations having both provided the value. The method includes using a first device driver for the first ASIC block and a second device driver for the ASIC block to cause the second ASIC block to operate on the output from the first ASIC block.
-
公开(公告)号:US20230076365A1
公开(公告)日:2023-03-09
申请号:US17987553
申请日:2022-11-15
Applicant: Intel Corporation
Inventor: James R. HARRIS , Benjamin WALKER , Mateusz Kozlowski , Kapil KARKRA , Artur Paszkiewicz
IPC: G06F3/06 , G06F12/1009
Abstract: A method is described. The method includes constructing a bitmap having a first dimension organized into bins of logical block addresses (LBA bins) and a second dimension organized into bins of physical block addresses (PBA bins). Coordinates of the bitmap indicate whether respective physical blocks of non volatile memory within one or more SSDs that fall within a particular PBA bin are being mapped to by an LBA that falls within a particular one of the LBA bins. The method includes using the bitmap during a rebuild of an LBA bin of an LBA/PBA table to avoid reading meta data for physical blocks that are not mapped to by an LBA that falls within the LBA bin.
-
公开(公告)号:US20200218676A1
公开(公告)日:2020-07-09
申请号:US16825538
申请日:2020-03-20
Applicant: Intel Corporation
Inventor: Gang CAO , James R. HARRIS , Ziye YANG , Vishal VERMA , Changpeng LIU , Chong HAN , Benjamin WALKER
Abstract: Examples herein relate to polling for input/output transactions of a network interface or a storage device, or any peripheral device. Some examples monitor clock cycles spent checking for a presence of input/output (I/O) events and processing I/O events and monitor clock cycles spent checking for presence of I/O events without completing an I/O event. Central processing unit (CPU) core utilization can be based on clock cycles spent checking for a presence of I/O events and processing I/O events and clock cycles spent checking for presence of I/O events without completion of an I/O event. For example, if core utilization is below a threshold, frequency of the core can be reduced for performing polling of I/O events. If core utilization is at or above the threshold, frequency of the core can be increased used to performing polling of I/O events.
-
-
-
-
-
-