公开(公告)号：US11781885B2

公开(公告)日：2023-10-10

申请号：US16990329

申请日：2020-08-11

Applicant: KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY

Inventor： Hesham Omran ,  Abdulaziz Alhoshany ,  Khaled Salama

IPC: G01D5/24 ,  H03M1/10 ,  H03M1/38 ,  H03M1/42 ,  H03M1/00 ,  G01R27/26 ,  H03M1/46

CPC classification number: G01D5/24 ,  H03M1/002 ,  H03M1/1009 ,  H03M1/38 ,  H03M1/42 ,  G01R27/2605 ,  H03M1/466

Abstract: An energy-efficient capacitance-to-digital converter (CDC) is provided that utilizes a capacitance-domain successive approximation (SAR) technique. Unlike SAR analog-to-digital converters (ADCs), analysis shows that for SAR CDCs, the comparator offset voltage will result in signal-dependent and parasitic-dependent conversion errors, which necessitates an op-amp-based implementation. The inverter-based SAR CDC contemplated herein provides robust, energy-efficient, and fast operation. The inverter-based SAR CDC may include a hybrid coarse-fine programmable capacitor array. The design of example embodiments is insensitive to analog references, and thus achieves very low temperature sensitivity without the need for calibration. Moreover, this design achieves improved energy efficiency.

公开(公告)号：US11265008B2

公开(公告)日：2022-03-01

申请号：US17059709

申请日：2019-05-29

Applicant: King Abdullah University of Science and Technology

Inventor： Abdulaziz Alhoshany ,  Khaled Nabil Salama

IPC: H03M3/00 ,  H03M1/46 ,  H03M1/12

Abstract: Circuitry and techniques are described herein for performing accurate and low power conversion of an analog value into a digital value. According to some aspects, this disclosure describes a successive approximation register (SAR) analog to digital converter (ADC). According to some aspects the SAR ADC comprises an active integrator between a sample and hold stage and a comparator stage. The active integrator operates differently dependent on whether the SAR ADC is operated in a sample phase or a conversion phase. According to other aspects, the SAR ADC utilizes a ring oscillator-based comparator to compare a sampled analog input value to a plurality of reference values to determine a digital value representing the analog value.

公开(公告)号：US10819359B2

公开(公告)日：2020-10-27

申请号：US15760456

申请日：2016-09-19

Applicant: KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY

Inventor： Hesham Omran ,  Abdulaziz Alhoshany ,  Khaled Salama

IPC: H03M1/00 ,  G01D5/24 ,  H03M1/10 ,  H03M1/38 ,  H03M1/42 ,  G01R27/26 ,  H03M1/46

Abstract: An energy-efficient capacitance-to-digital converter (CDC) is provided that utilizes a capacitance-domain successive approximation (SAR) technique. Unlike SAR analog-to-digital converters (ADCs), analysis shows that for SAR CDCs, the comparator offset voltage will result in signal-dependent and parasitic-dependent conversion errors, which necessitates an op-amp-based implementation. The inverter-based SAR CDC contemplated herein provides robust, energy-efficient, and fast operation. The inverter-based SAR CDC may include a hybrid coarse-fine programmable capacitor array. The design of example embodiments is insensitive to analog references, and thus achieves very low temperature sensitivity without the need for calibration. Moreover, this design achieves improved energy efficiency.