-
公开(公告)号：US20180173676A1
公开(公告)日：2018-06-21
申请号：US15787897
申请日：2017-10-19
Applicant: MediaTek Inc.
Inventor： Sung-Fang Tsai , Pei-Kuei Tsung , Po-Chun Fan , Shou-Jen Lai
CPC classification number: G06F17/15 , G06F17/16 , G06N3/0454 , G06N3/063
Abstract: A system performs convolution computing in either a matrix mode or a filter mode. An analysis module generates a mode select signal to select the matrix mode or the filter mode based on results of analyzing convolution characteristics. The results include at least a comparison of resource utilization between the matrix mode and the filter mode. A convolution module includes processing elements, each of which further includes arithmetic computing circuitry. The convolution module is configured according to the matrix mode for performing matrix multiplications converted from convolution computations, and is configured according to the filter mode for performing the convolution computations.
-
公开(公告)号：US20180173463A1
公开(公告)日：2018-06-21
申请号：US15675710
申请日：2017-08-12
Applicant: MediaTek Inc.
Inventor： Po-Chun Fan , Pei-Kuei Tsung , Sung-Fang Tsai , Chia-Hsien Chou , Shou-Jen Lai
CPC classification number: G06F3/0659 , G06F3/0611 , G06F3/0685 , G06F12/0638 , G06F12/0806 , G06F2212/1024 , G06F2212/205
Abstract: A system is provided to manage on-chip memory access for multiple threads. The system comprises multiple parallel processing units to execute the threads, and an on-chip memory including multiple memory units and each memory unit includes a first region and a second region. The first region and the second region have different memory addressing schemes for parallel access by the threads. The system further comprises an address decoder coupled to the parallel processing units and the on-chip memory. The address decoder is operative to activate access by the threads to memory locations in the first region or the second region according to decoded address signals from the parallel processing units.
-
公开(公告)号：US10394929B2
公开(公告)日：2019-08-27
申请号：US15787897
申请日：2017-10-19
Applicant: MediaTek Inc.
Inventor： Sung-Fang Tsai , Pei-Kuei Tsung , Po-Chun Fan , Shou-Jen Lai
Abstract: A system performs convolution computing in either a matrix mode or a filter mode. An analysis module generates a mode select signal to select the matrix mode or the filter mode based on results of analyzing convolution characteristics. The results include at least a comparison of resource utilization between the matrix mode and the filter mode. A convolution module includes processing elements, each of which further includes arithmetic computing circuitry. The convolution module is configured according to the matrix mode for performing matrix multiplications converted from convolution computations, and is configured according to the filter mode for performing the convolution computations.
-
公开(公告)号：US09786098B2
公开(公告)日：2017-10-10
申请号：US14791743
申请日：2015-07-06
Applicant: MediaTek Inc.
Inventor： Pei-Kuei Tsung , Shou-Jen Lai , Yan-Hong Lu , Sung-Fang Tsai , Chien-Ping Lu
CPC classification number: G06T17/20 , G06T1/20 , G06T15/005
Abstract: A rendering method executed by a graphics processing unit includes: loading a vertex shading command from a first command queue to a shader module; executing the vertex shading command for computing the varying of the vertices to perform a vertex shading operation by taking the vertices as first input data; storing first tessellation stage commands into a second command queue; loading the first tessellation stage commands to the shader module; and executing the first tessellation commands for computing first tessellation stage outputs to perform a first tessellation stage of the one or more tessellation stages by taking the varying of the vertices as second input data. The vertex shading command is stored into the first command queue by a first processing unit. The varying of the vertices and the first tessellation stage outputs are stored in a cache of the graphics processing unit.
-
公开(公告)号：US11175920B2
公开(公告)日：2021-11-16
申请号：US16395193
申请日：2019-04-25
Applicant: MediaTek Inc.
Inventor： Shou-Jen Lai , Pei-Kuei Tsung , Po-Chun Fan , Sung-Fang Tsai
Abstract: A computing device operative to perform parallel computations. The computing device includes a controller unit to assign workgroups to a set of batches. Each batch includes a program counter shared by M workgroups assigned to the batch, where M is a positive integer determined according to a configurable batch setting. Each batch further includes a set of thread processing units operative to execute, in parallel, a subset of work items in each of the M workgroups. Each batch further includes a spilling memory to store intermediate data of the M workgroups when one or more workgroups in the M workgroups encounters a synchronization barrier.
-
Patent Agency Ranking
公开(公告)号：US20170277567A1
公开(公告)日：2017-09-28
申请号：US15285472
申请日：2016-10-04
Applicant: MediaTek Inc.
Inventor： Shou-Jen Lai , Pei-Kuei Tsung , Po-Chun Fan , Sung-Fang Tsai
CPC classification number: G06F9/3887 , G06F9/30036 , G06F9/3012 , G06F9/3824 , G06F9/3851
Abstract: A computing device performs parallel computations using a set of thread processing units and a memory shuffle engine. The memory shuffle engine includes a register array to store an array of data elements retrieved from a memory buffer, and an array of input selectors. According to a first control signal, each input selector transfers at least a first data element from a corresponding subset of the register array, which is coupled to the input selector via input lines, to one or more corresponding thread processing units. According to a second control signal, each input selector transfers at least a second data element from another subset of the register array, which is coupled to another input selector via other input lines, to the one or more corresponding thread processing units.
-
公开(公告)号：US20160267621A1
公开(公告)日：2016-09-15
申请号：US14641449
申请日：2015-03-09
Applicant: MEDIATEK INC.
Inventor： Ming-Hao Liao , Shou-Jen Lai , Chia-Hsien Chou , Po-Chun Fan , Yan-Hong Lu , Chih-Chung Cheng , Hung-Yau Lin
IPC: G06T1/20
CPC classification number: G06T1/20
Abstract: A graphic processing system and a method of graphic processing are provided. The graphic processing system has a collector, a plurality of slots, a scheduler, an arbiter and at least an arithmetic logic unit (ALU). The collector is configured to group a plurality of workitems into elementary wavefronts. Each of the elementary wavefronts comprises workitems configured to execute the same kernel code. The scheduler is configured to allocate the elementary wavefronts to the slots. Two or more of the elementary wavefronts exist at one slot to form one of a plurality of macro wavefronts. The arbiter is configured to select one of the macro wavefronts. The ALU is configured to execute workitems of at least an elementary wavefront of the selected macro wavefront and output results of execution of the workitems.
Abstract translation: 提供图形处理系统和图形处理方法。 图形处理系统具有收集器，多个时隙，调度器，仲裁器和至少一个算术逻辑单元（ALU）。 收集器被配置为将多个工作项组合成基本波阵面。 每个基本波前都包括配置为执行相同内核代码的工作项。 调度器被配置为将基本波前分配给时隙。 在一个时隙上存在两个以上的基本波前，形成多个宏波前的一个。 仲裁器被配置为选择一个宏波阵面。 ALU被配置为执行至少所选宏波阵面的基本波阵面的工作项，并输出工作项目的执行结果。
-
公开(公告)号：US20190250924A1
公开(公告)日：2019-08-15
申请号：US16395193
申请日：2019-04-25
Applicant: MediaTek Inc.
Inventor： Shou-Jen Lai , Pei-Kuei Tsung , Po-Chun Fan , Sung-Fang Tsai
CPC classification number: G06F9/3887 , G06F9/30036 , G06F9/3012 , G06F9/3824 , G06F9/383 , G06F9/3851
Abstract: A computing device operative to perform parallel computations. The computing device includes a controller unit to assign workgroups to a set of batches. Each batch includes a program counter shared by M workgroups assigned to the batch, where M is a positive integer determined according to a configurable batch setting. Each batch further includes a set of thread processing units operative to execute, in parallel, a subset of work items in each of the M workgroups. Each batch further includes a spilling memory to store intermediate data of the M workgroups when one or more workgroups in the M workgroups encounters a synchronization barrier.
-
公开(公告)号：US10324730B2
公开(公告)日：2019-06-18
申请号：US15285472
申请日：2016-10-04
Applicant: MediaTek Inc.
Inventor： Shou-Jen Lai , Pei-Kuei Tsung , Po-Chun Fan , Sung-Fang Tsai
Abstract: A computing device performs parallel computations using a set of thread processing units and a memory shuffle engine. The memory shuffle engine includes a register array to store an array of data elements retrieved from a memory buffer, and an array of input selectors. According to a first control signal, each input selector transfers at least a first data element from a corresponding subset of the register array, which is coupled to the input selector via input lines, to one or more corresponding thread processing units. According to a second control signal, each input selector transfers at least a second data element from another subset of the register array, which is coupled to another input selector via other input lines, to the one or more corresponding thread processing units.
-
10.发明申请公开(公告)号：US20170262291A1
公开(公告)日：2017-09-14
申请号：US15065447
申请日：2016-03-09
Applicant: MediaTek Inc.
Inventor： Shou-Jen Lai , Pei-Kuei Tsung , Sung-Fang Tsai
CPC classification number: G06F9/50 , G06F9/3877
Abstract: A heterogeneous computing system described herein includes a parallel processing module shared among a set of heterogeneous processors. The processors have different processor types, and each processor includes an internal memory unit to store its current context. The parallel processing module includes multiple execution units. A switch module is coupled to the processors and the parallel processing module. The switch module is operative to select, according to a control signal, one of the processors to use the parallel processing module for executing an instruction with multiple data entries in parallel.
-
-
-
-
-
-
-
-
-
Search Results
11
records
(took 0.012 seconds)
