Hardware-based packet flow processing

    公开(公告)号:US11799785B2

    公开(公告)日:2023-10-24

    申请号:US17334997

    申请日:2021-05-31

    CPC classification number: H04L47/2441 H04L47/125 H04L47/2416 H04L47/29

    Abstract: Techniques are disclosed for processing data packets by a hardware-based networking device configured to disaggregate processing of data packets from hosts of a virtualized computing environment. The hardware-based networking device includes a hardware-based component implementing a plurality of behavioral models indicative of packet processing graphs for data flows in the virtualized computing environment. A data packet having a source from or destination to an endpoint in a virtual network of the virtualized computing environment is received. Based on determining that the data packet is a first packet of a data flow to or from the endpoint, one of the behavioral models is mapped to the data flow. The packet is modified in accordance with the mapped behavioral model. A state of the data flow is stored. Subsequent data packets of the data flow are processed based on the stored state.

Patent Agency Ranking