-
公开(公告)号：US20080233912A1
公开(公告)日：2008-09-25
申请号：US11690759
申请日：2007-03-23
申请人： Mikal Hunsaker , Karthi R. Vadivelu
发明人： Mikal Hunsaker , Karthi R. Vadivelu
IPC分类号： H04B1/10
摘要： A power reduction proposal for a receiver circuit that adheres to a plurality of defined states and masking logic to mask the output of the squelch receiver. Furthermore, the proposal utilizes and counters to count the various timeout conditions. Consequently, the squelch receiver consumes less power and can be either powered down or periodically enabled to allow for polling.
摘要翻译： 一种用于接收多个定义状态的接收机电路的功率降低方案，并且屏蔽逻辑以屏蔽静噪接收机的输出。 此外，该提案利用计数器来计数各种超时条件。 因此，静噪接收器消耗较少的功率，并且可以断电或周期性地允许轮询。
-
公开(公告)号：US08185072B2
公开(公告)日：2012-05-22
申请号：US11690759
申请日：2007-03-23
申请人： Mikal Hunsaker , Karthi R. Vadivelu
发明人： Mikal Hunsaker , Karthi R. Vadivelu
IPC分类号： H04B1/10
摘要： A power reduction proposal for a receiver circuit that adheres to a plurality of defined states and masking logic to mask the output of the squelch receiver. Furthermore, the proposal utilizes and counters to count the various timeout conditions. Consequently, the squelch receiver consumes less power and can be either powered down or periodically enabled to allow for polling.
摘要翻译： 一种用于接收多个定义状态的接收机电路的功率降低方案，并且屏蔽逻辑以屏蔽静噪接收机的输出。 此外，该提案利用计数器来计数各种超时条件。 因此，静噪接收器消耗较少的功率，并且可以断电或周期性地允许轮询。
-
公开(公告)号：US20190155371A1
公开(公告)日：2019-05-23
申请号：US16241476
申请日：2019-01-07
IPC分类号： G06F1/3293 , H04M1/73 , G06F13/42
摘要： Described is an apparatus comprising a first interface, a second interface, a third interface, and an interconnection fabric. The first interface may transfer a first stream of data traffic. The second interface, which may be an enhanced Serial Peripheral Interface (eSPI) interface, may transfer a second stream of data traffic and a third stream of data traffic. The third interface may transfer a fourth stream of data traffic. The interconnection fabric may couple the first interface to the second interface and may couple the second interface to the third interface. The second interface may initiate a transfer of an outbound data stream from one of the second stream of data traffic or the third stream of data traffic based on an available-space credit indicator. The second interface may receive an inbound data stream based upon the outbound data stream.
-
4.发明申请公开(公告)号：US20190227753A1
公开(公告)日：2019-07-25
申请号：US16367608
申请日：2019-03-28
申请人： Zhenyu Zhu , Mikal Hunsaker , Karthi R. Vadivelu , Rahul Bhatt , Kenneth P. Foust , Rajesh Bhaskar , Amit Kumar Srivastava
发明人： Zhenyu Zhu , Mikal Hunsaker , Karthi R. Vadivelu , Rahul Bhatt , Kenneth P. Foust , Rajesh Bhaskar , Amit Kumar Srivastava
摘要： In one embodiment, a flash sharing controller is to enable a plurality of components of a platform to share a flash memory. The flash sharing controller may include: a flash sharing class layer including a configuration controller to configure the plurality of components to be flash master devices and configure a flash sharing slave device for the flash memory; and a physical layer coupled to the flash sharing class layer to communicate with the plurality of components via a bus. Other embodiments are described and claimed.
-
公开(公告)号：US08510583B2
公开(公告)日：2013-08-13
申请号：US12917795
申请日：2010-11-02
申请人： Choon Gun Por , Karthi R. Vadivelu
发明人： Choon Gun Por , Karthi R. Vadivelu
IPC分类号： G06F1/32
CPC分类号： G06F1/3203 , G06F1/3253 , G06F2213/0038 , Y02D10/151
摘要： Embodiments of the invention utilize a universal serial bus (USB) host controller to traverse an asynchronous data transfer list to identify data transfers to execute. The asynchronous data transfer list may include a plurality of header nodes, each header node to identify data transfers to one of a plurality of devices operatively coupled to an electronic device. The USB host controller may execute an extended sleep mode in response to identifying no data transfers to execute and receiving an indication that the system processor is in a sleep state. The USB host controller may exit the extended sleep mode in response to receiving an indication that the processor is in non-sleep state.
摘要翻译： 本发明的实施例利用通用串行总线（USB）主机控制器来遍历异步数据传输列表以识别要执行的数据传输。 异步数据传输列表可以包括多个报头节点，每个报头节点用于标识到可操作地耦合到电子设备的多个设备之一的数据传输。 USB主机控制器可以响应于不识别数据传输来执行扩展睡眠模式以执行并接收系统处理器处于睡眠状态的指示。 响应于接收到处理器处于非睡眠状态的指示，USB主机控制器可以退出扩展睡眠模式。
-
公开(公告)号：US20120005508A1
公开(公告)日：2012-01-05
申请号：US12917795
申请日：2010-11-02
申请人： Choon Gun Por , Karthi R. Vadivelu
发明人： Choon Gun Por , Karthi R. Vadivelu
IPC分类号： G06F1/32
CPC分类号： G06F1/3203 , G06F1/3253 , G06F2213/0038 , Y02D10/151
摘要： Embodiments of the invention utilize a universal serial bus (USB) host controller to traverse an asynchronous data transfer list to identify data transfers to execute. The asynchronous data transfer list may include a plurality of header nodes, each header node to identify data transfers to one of a plurality of devices operatively coupled to an electronic device. The USB host controller may execute an extended sleep mode in response to identifying no data transfers to execute and receiving an indication that the system processor is in a sleep state. The USB host controller may exit the extended sleep mode in response to receiving an indication that the processor is in non-sleep state.
摘要翻译： 本发明的实施例利用通用串行总线（USB）主机控制器来遍历异步数据传输列表以识别要执行的数据传输。 异步数据传输列表可以包括多个报头节点，每个报头节点用于标识到可操作地耦合到电子设备的多个设备之一的数据传输。 USB主机控制器可以响应于不识别数据传输来执行扩展睡眠模式以执行并接收系统处理器处于睡眠状态的指示。 响应于接收到处理器处于非睡眠状态的指示，USB主机控制器可以退出扩展睡眠模式。
-
公开(公告)号：US07076578B2
公开(公告)日：2006-07-11
申请号：US09186056
申请日：2003-12-22
IPC分类号： G06F13/00
CPC分类号： G06F13/28
摘要： A method and apparatus for a race free data transfer algorithm using hardware based polling. One disclosed method transfers information between a target device and a buffer which is one of a set of buffers. The buffer is pointed to by a current buffer value stored in a controller. The current buffer value is adjusted to point to a next buffer if the current buffer value is different than a last buffer value. One of the set of buffers is serviced utilizing either the current buffer value or the last buffer value from the controller.
-
公开(公告)号：US20190121752A1
公开(公告)日：2019-04-25
申请号：US15792538
申请日：2017-10-24
摘要： Embodiments of the present disclosure are directed toward a universal serial bus (USB) device and a USB host controller. The USB device and USB host controller may be configured to couple to one another via a USB link that may include a high-speed data line and a low-speed data line. The USB device may then transmit, via the high-speed data line, an indication of a digital image to the USB host controller. Other embodiments may be described and/or claimed.
-
公开(公告)号：US09092367B2
公开(公告)日：2015-07-28
申请号：US13976812
申请日：2012-05-02
CPC分类号： G06F13/426 , G06F13/122 , G06F13/126 , G06F13/387 , G06F13/4265 , Y02D10/14 , Y02D10/151
摘要： An interface for low power, high bandwidth communications between units in a device in provided herein. The interface comprises a USB 3.0 system interface and a SuperSpeed inter-chip (SSIC) protocol adaptor configured to facilitate communications between the USB 3.0 system interface and an M-PHY interface, wherein the SSIC is configured to issue remote register access protocol (RRAP) commands through a local M-PHY to a remote M-PHY in a low speed burst mode.
摘要翻译： 用于本文提供的设备中的单元之间的低功率，高带宽通信的接口。 接口包括USB 3.0系统接口和配置为促进USB 3.0系统接口和M-PHY接口之间的通信的SuperSpeed芯片间（SSIC）协议适配器，其中SSIC配置为发出远程注册访问协议（RRAP） 通过本地M-PHY以低速突发模式命令到远程M-PHY。
-
公开(公告)号：US20130297833A1
公开(公告)日：2013-11-07
申请号：US13976812
申请日：2012-05-02
IPC分类号： G06F13/12
CPC分类号： G06F13/426 , G06F13/122 , G06F13/126 , G06F13/387 , G06F13/4265 , Y02D10/14 , Y02D10/151
摘要： An interface for low power, high bandwidth communications between units in a device in provided herein. The interface comprises a USB 3.0 system interface and a SuperSpeed inter-chip (SSIC) protocol adaptor configured to facilitate communications between the USB 3.0 system interface and an M-PHY interface, wherein the SSIC is configured to issue remote register access protocol (RRAP) commands through a local M-PHY to a remote M-PHY in a low speed burst mode.
摘要翻译： 用于本文提供的设备中的单元之间的低功率，高带宽通信的接口。 接口包括USB 3.0系统接口和配置为促进USB 3.0系统接口和M-PHY接口之间的通信的SuperSpeed芯片间（SSIC）协议适配器，其中SSIC配置为发出远程注册访问协议（RRAP） 通过本地M-PHY以低速突发模式命令到远程M-PHY。
-
-
-
-
-
-
-
-
-
搜索结果
20 条记录 (耗时 0.017 秒)
