公开(公告)号：US10444280B2

公开(公告)日：2019-10-15

申请号：US15336676

申请日：2016-10-27

Applicant: NVIDIA CORPORATION

Inventor： Dheepakkumaran Jayaraman ,  Karthikeyan Natarajan ,  Shantanu Sarangi ,  Amit Sanghani ,  Milind Sonawane ,  Sailendra Chadalavda ,  Jonathon E. Colburn ,  Kevin Wilder ,  Mahmut Yilmaz ,  Pavan Kumar Datla Jagannadha

IPC: G01R31/3185 ,  G01R31/3177 ,  G01R31/26 ,  G06F11/00 ,  G01R31/317 ,  G01R31/28

Abstract: Granular dynamic test systems and methods facilitate efficient and effective timing of test operations. In one embodiment, a chip test system comprises: a first test partition operable to perform test operations based upon a first local test clock signal; a second test partition operable to perform test operations based upon a second local test clock signal; and a centralized controller configured to coordinate testing between the plurality of test partitions, wherein the coordination includes managing communication of test information between the plurality of test partitions and external pins. In one exemplary implementation, a trigger edge of the first local test clock signal is staggered with respect to a trigger edge of the second local test clock signal, wherein the stagger is coordinated to mitigate power consumption by test operations in the first test partition and test operations in the second test partition.

公开(公告)号：US10473720B2

公开(公告)日：2019-11-12

申请号：US15336626

申请日：2016-10-27

Applicant: NVIDIA CORPORATION

Inventor： Pavan Kumar Datla Jagannadha ,  Dheepakkumaran Jayaraman ,  Anubhav Sinha ,  Karthikeyan Natarajan ,  Shantanu Sarangi ,  Amit Sanghani ,  Milind Sonawane ,  Mahmut Yilmaz

IPC: G01R31/3177 ,  G01R31/317 ,  G01R31/26 ,  G01R31/28 ,  G01R31/3185 ,  G06F11/00

Abstract: In one embodiment, a test system comprises: a plurality of test partitions and a centralized controller configured to coordinate testing between the plurality of test partitions. At least one of the plurality of test partitions comprises: a partition test interface controller configured to control testing within at least one test partition in accordance with dynamic selection of a test mode, and at least one test chain configured to perform test operations. The dynamic selection of the test mode and control of testing within a test partition can be independent of selection of a test mode and control in others of the plurality of test partitions. In one embodiment, a free running clock signal is coupled to a test partition, and the partition test mode controller transforms the free running clock signal into a local partition test clock which is controlled in accordance with the dynamic selection of the test mode.

公开(公告)号：US10451676B2

公开(公告)日：2019-10-22

申请号：US15336736

申请日：2016-10-27

Applicant: NVIDIA Corporation

Inventor： Milind Sonawane ,  Amit Sanghani ,  Shantanu Sarangi ,  Jonathon E. Colburn ,  Bala Tarun Nelapatla ,  Sailendra Chadalavda ,  Rajendra Kumar Reddy.S ,  Mahmut Yilmaz ,  Pavan Kumar Datla Jagannadha

IPC: G01R31/317 ,  G01R31/3177 ,  G01R31/26 ,  G01R31/28 ,  G01R31/3185 ,  G06F11/00

Abstract: A method for testing. An external clock frequency is generated. Test data is supplied over a plurality of SSI connections clocked at the external clock frequency, wherein the test data is designed for testing a logic block. A DSTA module is configured for the logic block that is integrated within a chip to a bandwidth ratio, wherein the bandwidth ratio defines the plurality of SSI connections and a plurality of PSI connections of the chip. The external clock frequency is divided down using the bandwidth ratio to generate an internal clock frequency, wherein the bandwidth ratio defines the external clock frequency and the internal clock frequency. The test data is scanned over the plurality of PSI connections clocked at the internal clock frequency according to the bandwidth ratio, wherein the plurality of PSI connections is configured for inputting the test data to the plurality of scan chains.

公开(公告)号：US20170115351A1

公开(公告)日：2017-04-27

申请号：US15336626

申请日：2016-10-27

Applicant: NVIDIA CORPORATION

Inventor： Pavan Kumar Datla Jagannadha ,  Dheepakkumaran Jayaraman ,  Anubhav Sinha ,  Karthikeyan Natarajan ,  Shantanu Sarangi ,  Amit Sanghani ,  Milind Sonawane ,  Mahmut Yilmaz

IPC: G01R31/317 ,  G01R31/3177

Abstract: In one embodiment, a test system comprises: a plurality of test partitions and a centralized controller configured to coordinate testing between the plurality of test partitions. At least one of the plurality of test partitions comprises: a partition test interface controller configured to control testing within at least one test partition in accordance with dynamic selection of a test mode, and at least one test chain configured to perform test operations. The dynamic selection of the test mode and control of testing within a test partition can be independent of selection of a test mode and control in others of the plurality of test partitions. In one embodiment, a free running clock signal is coupled to a test partition, and the partition test mode controller transforms the free running clock signal into a local partition test clock which is controlled in accordance with the dynamic selection of the test mode.