中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

8 records (took 0.015 seconds)

    Solid state device parity caching in a hybrid storage array
    1.
    发明授权
    Solid state device parity caching in a hybrid storage array 有权

    公开(公告)号：US09830092B2

    公开(公告)日：2017-11-28

    申请号：US14627825

    申请日：2015-02-20

    Applicant: NetApp, Inc.

    Inventor： Brian D. McKean ,  Sandeep Kumar R. Ummadi

    IPC: G06F12/00 ,  G06F3/06

    CPC classification number: G06F3/0619 ,  G06F3/0611 ,  G06F3/064 ,  G06F3/0653 ,  G06F3/068 ,  G06F3/0685

    Abstract: A storage manager can reduce the overhead of parity based fault tolerance by leveraging the access performance of SSDs for the parities. Since reading a parity value can be considered a small read operation, the reading of parity from an SSD is an effectively “free” operation due to the substantially greater SSD read performance. With reading parity being an effectively free operation, placing parity on SSDs eliminates the parity read operations (in terms of time) from the parity based fault tolerance overhead. A storage manager can selectively place parity on SSDs from HDDs based on a criterion or criteria, which can relate to frequency of access to the data corresponding to the parity. The caching criterion can be defined to ensure the reduced overhead gained by reading parity values from a SSD outweighs any costs (e.g., SSD write endurance).

    Storage controller caching using symmetric storage class memory devices
    2.
    发明授权
    Storage controller caching using symmetric storage class memory devices 有权

    公开(公告)号：US10698818B2

    公开(公告)日：2020-06-30

    申请号：US15892038

    申请日：2018-02-08

    Applicant: NetApp, Inc.

    Inventor： Brian McKean ,  Gregory Friebus ,  Sandeep Kumar R. Ummadi ,  Pradeep Ganesan

    IPC: G06F12/00 ,  G06F12/0804 ,  G06F12/02 ,  G06F12/0868 ,  G06F3/06

    Abstract: Systems and techniques for performing a data transaction are disclosed that provide data redundancy using two or more cache devices. In some embodiments, a data transaction is received by a storage controller of a storage system from a host system. The storage controller caches data and/or metadata associated with the data transaction to at least two cache devices that are discrete from the storage controller. After caching, the storage controller provides a transaction completion response to the host system from which the transaction was received. In some examples, each of the at least two cache devices includes a storage class memory. In some examples, the storage controller caches metadata to the at least two cache devices and to a controller cache of the storage controller, while data is cached to the at least two cache devices without being cached in the controller cache.

    Write Mirroring to Storage Class Memory Devices
    5.
    发明申请
    Write Mirroring to Storage Class Memory Devices 有权
    将镜像写入存储类存储器件

    公开(公告)号：US20170046268A1

    公开(公告)日：2017-02-16

    申请号：US14826703

    申请日：2015-08-14

    Applicant: NetApp, Inc.

    Inventor： Sandeep Kumar R. Ummadi ,  Brian McKean ,  Gregory Friebus ,  Pradeep Ganesan

    IPC: G06F12/08

    CPC classification number: G06F12/0875 ,  G06F3/06 ,  G06F3/0617 ,  G06F3/0619 ,  G06F11/00 ,  G06F11/14 ,  G06F12/0238 ,  G06F12/0246 ,  G06F12/0802 ,  G06F2212/60

    Abstract: Systems and techniques are disclosed for the mirroring of cache data from a storage controller to a storage class memory (“SCM”) device. The storage controller receives a write request, caches the write data, and mirrors the write data to the SCM device instead of to a cache of another storage controller. The SCM device stores the mirrored data in the SCM device. The storage controller acknowledges the write to the host. If the storage controller later fails, an alternate controller assumes ownership of storage volumes associated with the failed controller. Upon receipt of a new read request to the failed controller, the alternate controller checks the SCM device for a cache hit. If there is, the data is read from the SCM device; otherwise, it is read from the storage volume(s). The read data is cached at the alternate controller and then sent on to the requesting host.

    Abstract translation: 公开了用于将高速缓存数据从存储控制器镜像到存储类存储器（“SCM”）设备的系统和技术。 存储控制器接收写入请求，缓存写入数据，并将写入数据镜像到SCM设备，而不是另一个存储控制器的缓存。 SCM设备将镜像数据存储在SCM设备中。 存储控制器确认写入主机。 如果存储控制器以后发生故障，备用控制器将承担与故障控制器关联的存储卷的所有权。 在接收到失败的控制器的新的读取请求后，备用控制器检查SCM设备以获得高速缓存命中。 如果存在，则从SCM设备读取数据; 否则，从存储卷读取它。 读取的数据在备用控制器缓存，然后发送到请求主机。

    Storage Controller Caching Using Symmetric Storage Class Memory Devices
    6.
    发明申请
    Storage Controller Caching Using Symmetric Storage Class Memory Devices 审中-公开

    公开(公告)号：US20180165194A1

    公开(公告)日：2018-06-14

    申请号：US15892038

    申请日：2018-02-08

    Applicant: NetApp, Inc.

    Inventor： Brian McKean ,  Gregory Friebus ,  Sandeep Kumar R. Ummadi ,  Pradeep Ganesan

    IPC: G06F12/0804 ,  G06F12/02 ,  G06F12/0868 ,  G06F3/06

    Abstract: Systems and techniques for performing a data transaction are disclosed that provide data redundancy using two or more cache devices. In some embodiments, a data transaction is received by a storage controller of a storage system from a host system. The storage controller caches data and/or metadata associated with the data transaction to at least two cache devices that are discrete from the storage controller. After caching, the storage controller provides a transaction completion response to the host system from which the transaction was received. In some examples, each of the at least two cache devices includes a storage class memory. In some examples, the storage controller caches metadata to the at least two cache devices and to a controller cache of the storage controller, while data is cached to the at least two cache devices without being cached in the controller cache.

    Storage Controller Caching Using Symmetric Storage Class Memory Devices
    7.
    发明申请
    Storage Controller Caching Using Symmetric Storage Class Memory Devices 有权
    存储控制器缓存使用对称存储类存储器件

    公开(公告)号：US20170046259A1

    公开(公告)日：2017-02-16

    申请号：US14826870

    申请日：2015-08-14

    Applicant: NetApp, Inc.

    Inventor： Brian McKean ,  Gregory Friebus ,  Sandeep Kumar R. Ummadi ,  Pradeep Ganesan

    IPC: G06F12/08

    CPC classification number: G06F12/0804 ,  G06F3/06 ,  G06F12/0238 ,  G06F12/0246 ,  G06F12/0868 ,  G06F2212/1021 ,  G06F2212/283 ,  G06F2212/312 ,  G06F2212/608

    Abstract: Systems and techniques for performing a data transaction are disclosed that provide data redundancy using two or more cache devices. In some embodiments, a data transaction is received by a storage controller of a storage system from a host system. The storage controller caches data and/or metadata associated with the data transaction to at least two cache devices that are discrete from the storage controller. After caching, the storage controller provides a transaction completion response to the host system from which the transaction was received. In some examples, each of the at least two cache devices includes a storage class memory. In some examples, the storage controller caches metadata to the at least two cache devices and to a controller cache of the storage controller, while data is cached to the at least two cache devices without being cached in the controller cache.

    Abstract translation: 公开了用于执行数据事务的系统和技术，其使用两个或更多个高速缓存设备来提供数据冗余。 在一些实施例中，存储系统的存储控制器从主机系统接收数据事务。 存储控制器将与数据事务相关联的数据和/或元数据与存储控制器离散的至少两个缓存设备进行高速缓存。 缓存后，存储控制器向收到事务的主机系统提供事务完成响应。 在一些示例中，至少两个缓存设备中的每一个包括存储类存储器。 在一些示例中，存储控制器将元数据缓存到至少两个高速缓存设备和存储控制器的控制器高速缓存，而数据被缓存到至少两个高速缓存设备而不被缓存在控制器高速缓存中。

    SOLID STATE DEVICE PARITY CACHING IN A HYBRID STORAGE ARRAY
    8.
    发明申请
    SOLID STATE DEVICE PARITY CACHING IN A HYBRID STORAGE ARRAY 有权
    混合存储阵列中的固态设备奇偶校验

    公开(公告)号：US20160246519A1

    公开(公告)日：2016-08-25

    申请号：US14627825

    申请日：2015-02-20

    Applicant: NetApp, Inc.

    Inventor： Brian D. McKean ,  Sandeep Kumar R. Ummadi

    IPC: G06F3/06

    CPC classification number: G06F3/0619 ,  G06F3/0611 ,  G06F3/064 ,  G06F3/0653 ,  G06F3/068 ,  G06F3/0685

    Abstract: A storage manager can reduce the overhead of parity based fault tolerance by leveraging the access performance of SSDs for the parities. Since reading a parity value can be considered a small read operation, the reading of parity from an SSD is an effectively “free” operation due to the substantially greater SSD read performance. With reading parity being an effectively free operation, placing parity on SSDs eliminates the parity read operations (in terms of time) from the parity based fault tolerance overhead. A storage manager can selectively place parity on SSDs from HDDs based on a criterion or criteria, which can relate to frequency of access to the data corresponding to the parity. The caching criterion can be defined to ensure the reduced overhead gained by reading parity values from a SSD outweighs any costs (e.g., SSD write endurance).

    Abstract translation: 存储管理器可以通过利用SSD的访问性能来减少基于奇偶校验的容错的开销。 由于读取奇偶校验值可以被认为是小的读取操作，由于SSD读取性能大幅提高，因此从SSD读取奇偶校验是有效的“自由”操作。 读取奇偶校验是一个有效的免费操作，将SSD上的奇偶校验从基于奇偶校验的容错开销中消除奇偶读取操作（在时间上）。 存储管理器可以基于标准或标准来选择性地将HDD上的奇偶校验放置在HDD中，标准或标准可以与对应于奇偶校验的数据的访问频率有关。 可以定义缓存标准，以确保通过从SSD读取奇偶校验值而获得的减少的开销超过任何成本（例如，SSD写入耐力）。

Patent Agency Ranking