公开(公告)号：US10990732B1

公开(公告)日：2021-04-27

申请号：US16777443

申请日：2020-01-30

Applicant: Nvidia Corporation

Inventor： Tezaswi Raja ,  Siddharth Saxena ,  Ben Faulkner ,  Sachin Idgunji ,  Vinayak Bhargav Srinath ,  Wen Yueh ,  Chad Plummer ,  Kartik Joshi

IPC: G06F30/3312 ,  G06F30/337 ,  G06F119/12 ,  G06F119/10 ,  G06F119/08

Abstract: Introduced herein is an improved technique of recovering system frequency margin via distributed CPMs. The introduced technique creates and distributes multiple sets of always sensitized critical path replicas across a chip and monitors them for timing failure. The introduced technique takes feedback from these critical path replicas and dynamically boosts the clock frequency of the chip to remove the margin. The introduced technique provides more accurate and more comprehensive coverage of a chip performance.

公开(公告)号：US10659063B2

公开(公告)日：2020-05-19

申请号：US15340901

申请日：2016-11-01

Applicant: NVIDIA CORPORATION

Inventor： Tezaswi Raja ,  Ben Faulkner ,  Divya Ramakrishnan ,  Tao Liu ,  Veeramani V ,  Ayon Dey ,  Javid Aziz

IPC: H03L1/00 ,  H03L5/00 ,  H03L7/099 ,  H03L7/00

Abstract: Aspects of the present invention are directed to techniques for improving the efficiency of power supply schemes by continuously and adaptively scaling voltage and frequency levels in an integrated circuit based on measured conditions in real-time, without resorting to a reliance on excessive pre-computed margins typical of conventional schemes. Embodiments of the present invention employ a self-tuning dynamic voltage control oscillator (or other similar clock signal generator) that sets the frequency for components in the integrated circuit. When a requested frequency exceeds a maximum allowed frequency for a given voltage level (accounting for other age and temperature related conditions), a look-up table is dynamically referenced to determine a new voltage level that is sufficient to safely and efficiently generate the requested frequency. The look-up table continuously receives updates on the operating conditions, and new voltage requests can be generated dynamically as necessary based on the system's current needs.

公开(公告)号：US20180123604A1

公开(公告)日：2018-05-03

申请号：US15340901

申请日：2016-11-01

Applicant: NVIDIA CORPORATION

Inventor： Tezaswi Raja ,  Ben Faulkner ,  Divya Ramakrishnan ,  Tao Liu ,  Veeramani V ,  Ayon Dey ,  Javid Aziz

IPC: H03L7/099 ,  H03L1/00 ,  H03L5/00

Abstract: Aspects of the present invention are directed to techniques for improving the efficiency of power supply schemes by continuously and adaptively scaling voltage and frequency levels in an integrated circuit based on measured conditions in real-time, without resorting to a reliance on excessive pre-computed margins typical of conventional schemes. Embodiments of the present invention employ a self-tuning dynamic voltage control oscillator (or other similar clock signal generator) that sets the frequency for components in the integrated circuit. When a requested frequency exceeds a maximum allowed frequency for a given voltage level (accounting for other age and temperature related conditions), a look-up table is dynamically referenced to determine a new voltage level that is sufficient to safely and efficiently generate the requested frequency. The look-up table continuously receives updates on the operating conditions, and new voltage requests can be generated dynamically as necessary based on the system's current needs.