FAILURE DETECTION FOR WIRE BONDING IN SEMICONDUCTORS

    公开(公告)号:US20190146032A1

    公开(公告)日:2019-05-16

    申请号:US16138928

    申请日:2018-09-21

    Abstract: Disclosed is a system and method for collecting trace data of integrated circuits from the back-end assembly tools and using yield, reliability, and burn-in data to distinguish good circuit traces from bad ones. Described further is an system and method for implementing a heuristic mapping of trace data for distinguishing between good or bad traces in an Internet-based or offline application. The result of this detection can then be used for yield improvement or for burn-in reduction where for example burn-in chips having “good” circuit traces are subjected to thermal stress for less time than for chips identified as having “bad” circuit traces.

    Failure detection for wire bonding in semiconductors

    公开(公告)号:US10656204B2

    公开(公告)日:2020-05-19

    申请号:US16138928

    申请日:2018-09-21

    Abstract: Disclosed is a system and method for collecting trace data of integrated circuits from the back-end assembly tools and using yield, reliability, and burn-in data to distinguish good circuit traces from bad ones. Described further is an system and method for implementing a heuristic mapping of trace data for distinguishing between good or bad traces in an Internet-based or offline application. The result of this detection can then be used for yield improvement or for burn-in reduction where for example burn-in chips having “good” circuit traces are subjected to thermal stress for less time than for chips identified as having “bad” circuit traces.

Patent Agency Ranking