-
公开(公告)号：US06607125B1
公开(公告)日：2003-08-19
申请号：US09450985
申请日：1999-11-29
IPC分类号： G06K710
CPC分类号： G08B13/2414 , G06K7/10851 , G06K19/07758 , G08B13/2417 , G08B13/246 , G08B13/2482
摘要： An improved handheld merchandise scanning device and method are disclosed. A first and second mode are enabled in the scanning device for scanning a product tag which includes product information and a security tag. The product tag is scanned utilizing the scanning device in the first mode to obtain the product information without deactivating the security tag. The product tag is scanned utilizing the scanning device in the second mode to concurrently obtain the product information and deactivate the security tag.
摘要翻译： 公开了一种改进的手持商品扫描装置和方法。 在扫描装置中启用第一和第二模式以扫描包括产品信息和安全标签的产品标签。 使用第一模式中的扫描装置扫描产品标签，以获得产品信息而不停用安全标签。 使用第二模式的扫描装置扫描产品标签，以同时获取产品信息并停用安全标签。
-
公开(公告)号：US06495911B1
公开(公告)日：2002-12-17
申请号：US09640544
申请日：2000-08-17
IPC分类号： H01L2312
CPC分类号： H01L23/66 , H01L23/50 , H01L2223/6627 , H01L2924/0002 , H01L2924/15173 , H01L2924/1903 , Y10T29/49126 , Y10T29/49128 , Y10T29/49155 , H01L2924/00
摘要： A method and implementing system are described in which a tri-plate chip carrier is effective to significantly reduce electromagnetic signal radiation and provide enhanced noise immunity. The tri-plate structure includes a ground layer, a middle signal conducting layer upon which an integrated circuit is mounted, and a top reference potential layer. The middle layer includes groups of printed circuit conductors extending from the chip to the outer edges of the carrier. The top layer is arranged to have separate electrically isolated conducting areas for VDD and ground reference potential connections. The conducting areas are arranged such that each group of signal conductors in the middle signal layer has a ground potential area above it and a ground potential area below it to provide enhanced signal isolation and reduced electromagnetic radiation.
摘要翻译： 描述了一种方法和实现系统，其中三板芯片载体有效地显着减少电磁信号辐射并提供增强的抗噪声能力。 三板结构包括接地层，安装集成电路的中间信号导电层和顶部参考电位层。 中间层包括从芯片延伸到载体的外边缘的一组印刷电路导体。 顶层布置成具有用于VDD和接地参考电位连接的单独的电绝缘导电区域。 导电区域布置成使得中间信号层中的每组信号导体具有在其上方的接地电位区域和其下方的接地电位区域，以提供增强的信号隔离和减小的电磁辐射。
-
公开(公告)号：US06483720B1
公开(公告)日：2002-11-19
申请号：US09640512
申请日：2000-08-17
IPC分类号： H05K900
CPC分类号： H05K1/0218 , G06F1/182 , G06F1/183 , G06F1/189
摘要： A method and implementing electronic tri-plate connection system are provided including a nested set of RF Faraday cages within the system with integrated circuit packages containing the core drivers and receivers as the innermost Faraday cage, and additional Faraday cages being implemented at each outward level through card, board, backplane and unit level and into the network level. There is no distinction between power ground, signal ground or shield ground. All grounds throughout the system are at the same level and all package ground levels are interconnected.
摘要翻译： 提供了一种方法和实现电子三板连接系统，包括系统内的嵌套式RF法拉第笼式集成电路，其集成电路封装包含核心驱动器和接收器作为最内层的法拉第笼，另外的法拉第笼在每个向外的水平 卡，板，背板和单元级别，并进入网络级。 电源地，信号地或屏蔽地之间没有区别。 整个系统中的所有场地处于同一水平，所有包装地面水平相互连接。
-
公开(公告)号：US06477057B1
公开(公告)日：2002-11-05
申请号：US09640538
申请日：2000-08-17
IPC分类号： H05K702
CPC分类号： H05K1/0216 , G06F1/189 , G06F1/26 , H05K1/0231 , H05K2201/09345 , H05K2201/09663
摘要： A method and implementing computer system are provided in which de-coupling capacitors are used at driver and receiver sources, and defined gaps are created separating power and ground areas on a voltage reference plane of a circuit board. Short-circuit via connections are also provided through one or more vias between spatially separated circuit board layers. Each driver or receiver module includes the driver or receiver along with an associated gap, capacitor and via connections to VDD and ground planes, all included within a defined proximity to effectively block switching energy and/or VDD noise from entering the tri-plate ground-to-ground reference system. In a related exemplary construction, signal lines are placed at predetermined positions between ground planes to provide a tri-plate circuit board structure for transmitting logic signals from a driver to one or more receivers.
摘要翻译： 提供了一种方法和实现的计算机系统，其中在驱动器和接收器源处使用解耦电容器，并且在电路板的电压参考平面上分离电源和接地区域来创建限定的间隙。 通过连接的短路也通过空间分离的电路板层之间的一个或多个通孔提供。 每个驱动器或接收器模块包括驱动器或接收器以及相关联的间隙，电容器和到VDD和接地层的通孔连接，所有这些都包括在限定的接近度内，以有效地阻止开关能量和/或VDD噪声进入三板接地平面， 对地参考系统。 在相关的示例性结构中，信号线被放置在接地平面之间的预定位置处，以提供用于将逻辑信号从驾驶员发送到一个或多个接收器的三板电路板结构。
-
5.发明授权Driver/receiver circuitry for enhanced PCI bus with differential signaling 失效驱动器/接收器电路，用于具有差分信号的增强型PCI总线
公开(公告)号：US6070211A
公开(公告)日：2000-05-30
申请号：US872823
申请日：1997-06-11
CPC分类号： G06F13/4072
摘要： A system of supporting differential signalling circuitry in an enhanced PCI bus within a data processing system is disclosed The enhanced PCI bus comprises a plurality of differential signal conductor pairs. A system and method in accordance with the present invention comprises a system for providing each of the plurality of differential signal pairs over a first line and a second line, the first line having a front end and a back end, the second line having a front end and a back end. The system and method includes a differential driver for driving the first line and the second line with a small voltage change of equal amounts in opposite direction to change logic states, a receiver for sensing a voltage change between the first line and the second line and a termination network coupled to the first line and second line for terminating the first line and the second line. According to the system and method disclosed herein, the present invention provides for higher frequency capability and lower noise to signal ratio, thereby allowing the enhenced PCI bus to be compatible with a legacy PCI bus.
摘要翻译： 公开了一种在数据处理系统内的增强型PCI总线中支持差分信令电路的系统。增强型PCI总线包括多个差分信号导体对。 根据本发明的系统和方法包括用于在第一线和第二线上提供多个差分信号对中的每一个的系统，第一线具有前端和后端，第二线具有前端 结束和后端。 该系统和方法包括用于驱动第一线路和第二线路的差分驱动器，其具有相反方向上相等量的小的电压变化以改变逻辑状态，用于感测第一线路和第二线路之间的电压变化的接收机以及 耦合到第一线路的终端网络和用于终止第一线路和第二线路的第二线路。 根据本文公开的系统和方法，本发明提供了更高的频率能力和更低的噪声与信号比，从而允许增强的PCI总线与传统PCI总线兼容。
-
公开(公告)号：US4115749A
公开(公告)日：1978-09-19
申请号：US790778
申请日：1977-04-25
CPC分类号： H01P5/085
摘要： In a hybrid connector for microwave devices between coaxial and microstrip application, the utilization of a calibrated, shaped, dielectric spacer in the connection for phase matching.
摘要翻译： 在用于同轴和微带应用之间的微波设备的混合连接器中，在连接中利用校准的成形介质间隔件进行相位匹配。
-
-
-
-
-
搜索结果
6 条记录 (耗时 0.018 秒)
