公开(公告)号：US20240201762A1

公开(公告)日：2024-06-20

申请号：US18082518

申请日：2022-12-15

Applicant: QUALCOMM Incorporated

Inventor： Aravind BHASKARA ,  Zhurang ZHAO ,  Kiran BHAGWAT ,  Michael TIPTON ,  Joshua STUBBS ,  Jyotirmoy DAS ,  Thomas TANG

IPC: G06F1/26 ,  G06F1/08

CPC classification number: G06F1/26 ,  G06F1/08

Abstract: Various dynamic voltage and frequency scaling (DVFS) techniques can optimize the high voltage residency of a device containing multiple processing cores that share a voltage rail. The DVFS techniques described herein can reduce the high voltage residency (duration) of the voltage rail by aligning the high frequency duration of multiple cores sharing the same voltage rail.

公开(公告)号：US20250155916A1

公开(公告)日：2025-05-15

申请号：US18509245

申请日：2023-11-14

Applicant: QUALCOMM Incorporated

Inventor： Vanamali BHAT ,  Amod PHADKE ,  Sina DENA ,  Michael TIPTON ,  Amit ANEJA ,  Prachin Sheshrao BHOYAR

IPC: G06F1/08 ,  B60W50/06

Abstract: A method for a clock monitoring subsystem of a system-on-chip (SoC) supporting dynamic clock scaling and voltage gating is described. The method includes generating a set of clocks. The method also includes routing a selected one of the set of clocks for frequency measurement through one or more clock routing subsystems. The method further includes adjusting a frequency of the selected clock after the selected clock is routed through the clock routing subsystems. The method also includes communicating a sideband signal to indicate the adjusted frequency of the selected clock.

公开(公告)号：US20240276096A1

公开(公告)日：2024-08-15

申请号：US18165189

申请日：2023-02-06

Applicant: QUALCOMM Incorporated

Inventor： Aravind BHASKARA ,  Tauseef KAZI ,  Zhurang ZHAO ,  Rohan DESAI ,  Michael TIPTON ,  Joshua STUBBS ,  Kiran BHAGWAT ,  Pavan Kumar CHILAMKURTHI

IPC: H04N23/65 ,  H04N25/71

CPC classification number: H04N23/651 ,  H04N25/745

Abstract: Systems, methods, and computer-readable media are provided for camera dynamic voting to optimize fast sensor mode power. In some examples, a computing device can obtain, based on performing dynamic voting, a plurality of votes associated with a plurality of components sharing a power source. The computing device can determine a voting result based on the plurality of votes. The computing device can increase or decreasing a clock rate and a voltage for the power source based on the voting result to produce an updated clock rate and an updated voltage. The computing device can then apply the updated clock rate and the updated voltage to an image processor.