Integrated circuit having low power mode voltage regulator
    1.
    发明授权
    Integrated circuit having low power mode voltage regulator 有权
    集成电路具有低功耗模式电压调节器

    公开(公告)号:US08319548B2

    公开(公告)日:2012-11-27

    申请号:US12622277

    申请日:2009-11-19

    IPC分类号: G05F1/10

    CPC分类号: G05F1/56 G11C5/147

    摘要: A voltage regulator regulates voltage at a node and has circuitry coupled to the node for providing a current to the node. A regulating transistor coupled between the node and a first power supply voltage terminal has a disabling transistor coupled in parallel and is selectively disabled by directly connecting the first power supply voltage terminal to the node. An inverting stage has an output connected to the regulating transistor. A load transistor has a first current electrode coupled to a second power supply voltage terminal, and a control electrode and second current electrode connected together and coupled to an input of the inverting stage. A sensing transistor has a first current electrode coupled to the second current electrode of the load transistor, a control electrode connected directly to the node and a second current electrode coupled to the first power supply voltage terminal.

    摘要翻译: 电压调节器调节节点处的电压,并且具有耦合到节点的电路以向节点提供电流。 耦合在节点和第一电源电压端子之间的调节晶体管具有并联耦合的禁用晶体管,并且通过将第一电源电压端子直接连接到节点来选择性地禁止。 反相级具有连接到调节晶体管的输出端。 负载晶体管具有耦合到第二电源电压端子的第一电流电极和连接在一起并耦合到反相级的输入端的控制电极和第二电流电极。 感测晶体管具有耦合到负载晶体管的第二电流电极的第一电流电极,直接连接到节点的控制电极和耦合到第一电源电压端子的第二电流电极。

    CIRCUIT FOR A LOW POWER MODE
    2.
    发明申请
    CIRCUIT FOR A LOW POWER MODE 有权
    低功耗模式电路

    公开(公告)号:US20100207687A1

    公开(公告)日:2010-08-19

    申请号:US12372997

    申请日:2009-02-18

    IPC分类号: G05F1/10

    CPC分类号: G05F1/56 G11C5/147

    摘要: A circuit has a first transistor having a first current electrode coupled to a first supply voltage terminal and a second current electrode coupled to a virtual supply voltage node. A second transistor has a first current electrode coupled to the first supply voltage terminal and a control electrode coupled to the virtual supply voltage node. A first load has an input and has an output coupled to a second current electrode of the second transistor. A third transistor has a control electrode coupled to the output of the first load. A second load has an input coupled to the first supply voltage terminal, and has an output that is coupled to both a control electrode of the first transistor and a first current electrode of the third transistor. The virtual supply voltage node provides an operating voltage to a circuit module that alternates between normal and drowsy operating modes.

    摘要翻译: 电路具有第一晶体管,其具有耦合到第一电源电压端子的第一电流电极和耦合到虚拟电源电压节点的第二电流电极。 第二晶体管具有耦合到第一电源电压端子的第一电流电极和耦合到虚拟电源电压节点的控制电极。 第一负载具有输入并且具有耦合到第二晶体管的第二电流电极的输出。 第三晶体管具有耦合到第一负载的输出的控制电极。 第二负载具有耦合到第一电源电压端子的输入,并且具有耦合到第一晶体管的控制电极和第三晶体管的第一电流电极两者的输出。 虚拟电源电压节点向在正常和困倦的操作模式之间交替的电路模块提供工作电压。

    Circuit for a low power mode
    3.
    发明授权
    Circuit for a low power mode 有权
    低功耗模式电路

    公开(公告)号:US07825720B2

    公开(公告)日:2010-11-02

    申请号:US12372997

    申请日:2009-02-18

    IPC分类号: G05F1/10

    CPC分类号: G05F1/56 G11C5/147

    摘要: A circuit has a first transistor having a first current electrode coupled to a first supply voltage terminal and a second current electrode coupled to a virtual supply voltage node. A second transistor has a first current electrode coupled to the first supply voltage terminal and a control electrode coupled to the virtual supply voltage node. A first load has an input and has an output coupled to a second current electrode of the second transistor. A third transistor has a control electrode coupled to the output of the first load. A second load has an input coupled to the first supply voltage terminal, and has an output that is coupled to both a control electrode of the first transistor and a first current electrode of the third transistor. The virtual supply voltage node provides an operating voltage to a circuit module that alternates between normal and drowsy operating modes.

    摘要翻译: 电路具有第一晶体管,其具有耦合到第一电源电压端子的第一电流电极和耦合到虚拟电源电压节点的第二电流电极。 第二晶体管具有耦合到第一电源电压端子的第一电流电极和耦合到虚拟电源电压节点的控制电极。 第一负载具有输入并且具有耦合到第二晶体管的第二电流电极的输出。 第三晶体管具有耦合到第一负载的输出的控制电极。 第二负载具有耦合到第一电源电压端子的输入,并且具有耦合到第一晶体管的控制电极和第三晶体管的第一电流电极两者的输出。 虚拟电源电压节点向在正常和困倦的操作模式之间交替的电路模块提供工作电压。

    Multistage voltage regulator circuit
    5.
    发明授权
    Multistage voltage regulator circuit 有权
    多级稳压电路

    公开(公告)号:US09117507B2

    公开(公告)日:2015-08-25

    申请号:US12853106

    申请日:2010-08-09

    CPC分类号: G11C5/147 G05F1/00 G05F1/577

    摘要: Circuit embodiments of a multistage voltage regulator circuit are presented, where a circuit includes a first stage that includes a first bias transistor having a current terminal coupled to a first regulated node. The circuit also includes a second stage that includes a second bias transistor having a current terminal coupled to a second regulated node. The circuit also includes a third stage including a third bias transistor having a current terminal coupled to a third node. The circuit also includes a control loop for regulating voltages at the first and second regulated nodes, where the second regulated node is connected to a control terminal of the first bias transistor; and where the first regulated node is connected to a control terminal of the third bias transistor.

    摘要翻译: 呈现多级电压调节器电路的电路实施例,其中电路包括第一级,其包括具有耦合到第一调节节点的电流端的第一偏置晶体管。 电路还包括第二级,其包括具有耦合到第二调节节点的电流端子的第二偏置晶体管。 电路还包括第三级,包括具有耦合到第三节点的电流端子的第三偏置晶体管。 电路还包括用于调节第一和第二调节节点处的电压的控制回路,其中第二调节节点连接到第一偏置晶体管的控制端子; 并且其中第一调节节点连接到第三偏置晶体管的控制端子。

    MULTISTAGE VOLTAGE REGULATOR CIRCUIT
    6.
    发明申请
    MULTISTAGE VOLTAGE REGULATOR CIRCUIT 有权
    多电平电压调节器电路

    公开(公告)号:US20120032655A1

    公开(公告)日:2012-02-09

    申请号:US12853106

    申请日:2010-08-09

    IPC分类号: G05F1/10

    CPC分类号: G11C5/147 G05F1/00 G05F1/577

    摘要: A circuit including a multistage voltage regulator having a plurality of stages each including a regulated node and a bias transistor. The bias transistors and regulated nodes are configured to control the voltage of the regulated nodes. For at least some of the stages, the regulated nodes are coupled to voltage supply terminals of circuit modules of the stages.

    摘要翻译: 一种电路,包括具有多个级的多级稳压器,每个级包括调节节点和偏置晶体管。 偏置晶体管和调节节点配置为控制受调节节点的电压。 对于至少一些级,调节节点耦合到级的电路模块的电压端。

    SCHMITT TRIGGER HAVING VARIABLE HYSTERESIS AND METHOD THEREFOR
    8.
    发明申请
    SCHMITT TRIGGER HAVING VARIABLE HYSTERESIS AND METHOD THEREFOR 审中-公开
    具有可变HYSTERESIS及其方法的SCHMITT触发器

    公开(公告)号:US20090237135A1

    公开(公告)日:2009-09-24

    申请号:US12053005

    申请日:2008-03-21

    IPC分类号: H03K3/00

    CPC分类号: H03K3/3565 H03K2217/0018

    摘要: A Schmitt trigger has a first inverter, a second inverter, a bias means, and a transistor. The inverter has an input and an output. The second inverter has an input coupled to the output of the first inverter and has an output. The bias means provides a first bias voltage on a first output terminal. A magnitude of the bias voltage is selectable by a first input signal. The transistor has a first current electrode coupled to a first power supply terminal, a control electrode coupled to the output of the second inverter, a second current electrode coupled to the output of the first inverter, and a body coupled to the first output terminal. Selectability of the magnitude of the bias voltage provides selectability of the hysteresis of the Schmitt trigger.

    摘要翻译: 施密特触发器具有第一反相器,第二反相器,偏置装置和晶体管。 变频器有一个输入和一个输出。 第二反相器具有耦合到第一反相器的输出并具有输出的输入。 偏置装置在第一输出端上提供第一偏置电压。 偏置电压的大小由第一输入信号选择。 晶体管具有耦合到第一电源端子的第一电流电极,耦合到第二反相器的输出的控制电极,耦合到第一反相器的输出的第二电流电极和耦合到第一输出端子的主体。 偏置电压大小的可选性提供了施密特触发器的滞后的可选性。

    Variable switching point circuit
    9.
    发明申请
    Variable switching point circuit 审中-公开
    可变开关点电路

    公开(公告)号:US20080054943A1

    公开(公告)日:2008-03-06

    申请号:US11470342

    申请日:2006-09-06

    IPC分类号: H03K19/094

    CPC分类号: H03K19/017 H03K19/20

    摘要: A variable switching point inverter (30) is disclosed which lowers the threshold voltage lowered for both rising and falling edge input voltages (VIN) by changing the P/N ratio of the inverter based on the delayed output state (VOUT) of the inverter. The variable switching point inverter may be constructed as a CMOS integrated circuit with a first inverter stage (33, 34) coupled in parallel to a second inverter stage (35, 36) having extra PMOS (37) and NMOS (38) transistors connected to VDD and VSS, respectively, where the extra PMOS and NMOS transistors are controlled by the delayed output signal (40) generated by a delay element (39) coupled to the output of the first inverter stage. By using a delayed feed back signal (40) to control the extra PMOS and NMOS gates (37, 38), the switching point voltage of the first inverter stage (33, 34) is altered, depending on whether the input transitions are high-to-low or low-to-high.

    摘要翻译: 公开了一种可变开关点逆变器(30),其通过基于延迟输出来改变逆变器的P / N比来降低上升沿和下降沿输入电压(V IN IN)降低的阈值电压 状态(V OUT OUT)。 可变开关点反相器可以被构造为具有与具有额外的PMOS(37)和NMOS(38)晶体管的第二反相器级(35,36)并联耦合的第一反相器级(33,34)的CMOS集成电路,所述第二反相器级连接到 其中分压PMOS和NMOS晶体管由延迟输出信号(40)控制,延迟输出信号(40)由耦合到该延迟元件(39)的延迟元件(39)产生, 输出第一个反相器级。 通过使用延迟反馈信号(40)来控制额外的PMOS和NMOS栅极(37,38),根据输入转换是否为高电平,第一反相器级(33,34)的开关点电压被改变, 从低到高还是从低到高。

    Multiple bandwidth crystal controlled oscillator
    10.
    发明授权
    Multiple bandwidth crystal controlled oscillator 失效
    多带宽晶体振荡器

    公开(公告)号:US4896122A

    公开(公告)日:1990-01-23

    申请号:US380047

    申请日:1989-07-14

    IPC分类号: H03B5/32

    摘要: A dual bandwidth crystal controlled oscillator is described having a first transconductance amplifier providing sufficient gain to maintain oscillation with an oscillator crystal at a minimum current drain. A second transconductance amplifier is provided which can be selectively coupled to the first transconductance amplifier, thereby augmenting the gain of the first transconductance amplifier to provide the capability for rapid oscillator start-up following battery saver operation. The dual bandwidth crystal controlled oscillator can be utilized in conventional oscillator and frequency synthesizer applications.

    摘要翻译: 描述了双带宽晶体控制振荡器,其具有提供足够增益的第一跨导放大器,以使振荡器晶体保持最小电流消耗的振荡。 提供第二跨导放大器,其可以选择性地耦合到第一跨导放大器,从而增加第一跨导放大器的增益,以提供在节电器操作之后的快速振荡器启动的能力。 双频带晶振控制振荡器可用于常规振荡器和频率合成器应用。