-
1.发明授权Transmitting retry request associated with non-posted command via response credit channel 失效通过响应信用信道发送与非发布命令相关联的重试请求公开(公告)号：US08266331B2
公开(公告)日：2012-09-11
申请号：US12834313
申请日：2010-07-12
CPC分类号： G06F13/36
摘要： In a particular embodiment, a method is disclosed that includes, at a first computing device coupled to a second computing device via a bus, receiving a request from the second computing device to complete a non-posted command, where the request is received via a request credit channel of the bus, and where the first computing device is configured to receive requests to complete non-posted commands and requests to complete posted commands via the request credit channel. The method also includes removing the request to complete the non-posted command from the request credit channel. The method further includes transmitting a retry request associated with the non-posted command to the second computing device via a response credit channel of the bus.
摘要翻译： 在特定实施例中，公开了一种方法，其包括在经由总线耦合到第二计算设备的第一计算设备处接收来自第二计算设备的请求以完成未发布的命令，其中通过经由 请求总线的信用信道，并且其中第一计算设备被配置为接收完成非发布的命令的请求以及通过请求信用信道完成发布的命令的请求。 该方法还包括从请求信用信道中移除完成非发布命令的请求。 该方法还包括经由总线的响应信用信道向第二计算设备发送与非发布命令相关联的重试请求。
-
2.发明申请Transmitting Retry Request Associated With Non-Posted Command Via Response Credit Channel 失效通过响应信用信道发送与非发布命令相关的重试请求公开(公告)号：US20120011283A1
公开(公告)日：2012-01-12
申请号：US12834313
申请日：2010-07-12
IPC分类号： G06F13/36
CPC分类号： G06F13/36
摘要： In a particular embodiment, a method is disclosed that includes, at a first computing device coupled to a second computing device via a bus, receiving a request from the second computing device to complete a non-posted command, where the request is received via a request credit channel of the bus, and where the first computing device is configured to receive requests to complete non-posted commands and requests to complete posted commands via the request credit channel. The method also includes removing the request to complete the non-posted command from the request credit channel. The method further includes transmitting a retry request associated with the non-posted command to the second computing device via a response credit channel of the bus.
摘要翻译： 在特定实施例中，公开了一种方法，其包括在经由总线耦合到第二计算设备的第一计算设备处接收来自第二计算设备的请求以完成未发布的命令，其中通过经由 请求总线的信用信道，并且其中第一计算设备被配置为接收完成非发布的命令的请求以及通过请求信用信道完成发布的命令的请求。 该方法还包括从请求信用信道中移除完成非发布命令的请求。 该方法还包括经由总线的响应信用信道向第二计算设备发送与非发布命令相关联的重试请求。
-
公开(公告)号：US09043526B2
公开(公告)日：2015-05-26
申请号：US13528146
申请日：2012-06-20
IPC分类号： G06F13/40
CPC分类号： G06F13/4018 , G06F9/4411 , G06F13/423
摘要： Each PCIe device may include a media access control (MAC) interface and a physical (PHY) interface that support a plurality of different lane configurations. These interfaces may include hardware modules that support 1×32, 2×16, 4×8, 8×4, 16×2, and 32×1 communication. Instead of physically connecting each of the hardware modules in the MAC interface to respective hardware modules in the PHY interface using dedicated traces, the device may include two bus controllers that arbitrate which hardware modules are connected to a internal bus coupling the two interfaces. When a different lane configuration is desired, the bus controller couples the corresponding hardware module to the internal bus. In this manner, the different lane configurations share the same lanes (and wires) of the bus as the other lane configurations. Accordingly, the shared bus only needs to include enough lanes (and wires) necessary to accommodate the widest lane configuration.
摘要翻译： 每个PCIe设备可以包括支持多个不同通道配置的媒体访问控制（MAC）接口和物理（PHY）接口。 这些接口可以包括支持1×32,2×16,4×8,8×4,16×2和32×1通信的硬件模块。 代替使用专用迹线将MAC接口中的每个硬件模块物理连接到PHY接口中的相应硬件模块，该设备可以包括两个总线控制器，其仲裁哪些硬件模块连接到耦合两个接口的内部总线。 当需要不同的通道配置时，总线控制器将相应的硬件模块耦合到内部总线。 以这种方式，不同的通道配置与其他通道配置共享总线的相同通道（和线）。 因此，共享总线仅需要包括足够的通道（和电线），以适应最宽的通道配置。
-
公开(公告)号：US20130346665A1
公开(公告)日：2013-12-26
申请号：US13528146
申请日：2012-06-20
IPC分类号： G06F13/20
CPC分类号： G06F13/4018 , G06F9/4411 , G06F13/423
摘要： Each PCIe device may include a media access control (MAC) interface and a physical (PHY) interface that support a plurality of different lane configurations. These interfaces may include hardware modules that support 1×32, 2×16, 4×8, 8×4, 16×2, and 32×1 communication. Instead of physically connecting each of the hardware modules in the MAC interface to respective hardware modules in the PHY interface using dedicated traces, the device may include two bus controllers that arbitrate which hardware modules are connected to a internal bus coupling the two interfaces. When a different lane configuration is desired, the bus controller couples the corresponding hardware module to the internal bus. In this manner, the different lane configurations share the same lanes (and wires) of the bus as the other lane configurations. Accordingly, the shared bus only needs to include enough lanes (and wires) necessary to accommodate the widest lane configuration.
-
公开(公告)号：US08949499B2
公开(公告)日：2015-02-03
申请号：US13528192
申请日：2012-06-20
CPC分类号： G06F13/4081 , G06F13/20
摘要： The standard hot-plug controller (SHPC) specification may be used to generate PCI messages in a distributed switch to disconnect and/or connect virtual hierarchies of an endpoint from hosts that are connected based on multi-root input/output virtualization (MR-IOV). A management controller may instruct a SHPC to generate a PCI packet that specifies a particular virtual hierarchy to disconnect from a particular host. An upstream port connected to the host and the SHPC receives the PCI packet and uses a header that identifies the virtual endpoint in the packet to index into a routing table to identify a downstream port in the distributed switch that is connected to the endpoint. Once the PCI packet traverses the switch and arrives at the downstream port, the downstream port changes routing logic which logically disconnects the host from the specified virtual hierarchy.
-
公开(公告)号：US08706938B2
公开(公告)日：2014-04-22
申请号：US13528224
申请日：2012-06-20
IPC分类号： G06F13/36 , G06F13/362
CPC分类号： G06F11/263 , G06F13/00 , G06F13/1605 , G06F13/36 , G06F2213/0026
摘要： Method, circuit, and system for performing an operation for regulating bandwidth, the operation comprising receiving at a memory, debug data packets and functional data packets for transmittal on a shared bus. The operation then transmits, via the shared bus, the functional data packets and one or more of the debug data packets according to a predefined ratio of debug data packets to functional data packets. The operation then drops one or more of the received debug data packets at the memory, and maintains a count of the one or more dropped debug data packets. The operation then updates the predefined ratio based on the count, and uses the updated predefined ratio to transmit the functional data packets and one or more of the debug data packets.
摘要翻译： 用于执行用于调节带宽的操作的方法，电路和系统，所述操作包括在存储器处接收调试数据分组和用于在共享总线上传送的功能数据分组。 然后，该操作通过共享总线将功能数据分组和一个或多个调试数据分组根据调制数据分组的预定比率发送到功能数据分组。 然后，该操作将接收到的调试数据分组中的一个或多个丢弃在存储器处，并维持一个或多个丢弃的调试数据分组的计数。 然后，操作基于计数更新预定义的比例，并且使用更新的预定义比率来发送功能数据分组和一个或多个调试数据分组。
-
公开(公告)号：US20130346801A1
公开(公告)日：2013-12-26
申请号：US13528224
申请日：2012-06-20
IPC分类号： G06F11/28
CPC分类号： G06F11/263 , G06F13/00 , G06F13/1605 , G06F13/36 , G06F2213/0026
摘要： Method, circuit, and system for performing an operation for regulating bandwidth, the operation comprising receiving at a memory, debug data packets and functional data packets for transmittal on a shared bus. The operation then transmits, via the shared bus, the functional data packets and one or more of the debug data packets according to a predefined ratio of debug data packets to functional data packets. The operation then drops one or more of the received debug data packets at the memory, and maintains a count of the one or more dropped debug data packets. The operation then updates the predefined ratio based on the count, and uses the updated predefined ratio to transmit the functional data packets and one or more of the debug data packets.
摘要翻译： 用于执行用于调节带宽的操作的方法，电路和系统，所述操作包括在存储器处接收调试数据分组和用于在共享总线上传送的功能数据分组。 然后，该操作通过共享总线将功能数据分组和一个或多个调试数据分组根据调制数据分组的预定比率发送到功能数据分组。 然后，该操作将接收到的调试数据分组中的一个或多个丢弃在存储器处，并维持一个或多个丢弃的调试数据分组的计数。 然后，操作基于计数更新预定义的比例，并且使用更新的预定义比率来发送功能数据分组和一个或多个调试数据分组。
-
8.发明授权External settings that reconfigure the error handling behavior of a distributed PCIe switch 有权重新配置分布式PCIe交换机的错误处理行为的外部设置公开(公告)号：US08793539B2
公开(公告)日：2014-07-29
申请号：US13495357
申请日：2012-06-13
CPC分类号： G06F11/0793 , G06F11/0703 , G06F11/0745 , G06F11/0781 , H04L1/0056 , H04L1/0057
摘要： Method, computer program product, and system for performing an operation to maintain data integrity in a parallel computing system, the operation comprising providing a lookup table specifying a plurality of predefined destinations for data packets, receiving a first data packet comprising a destination address specifying a first destination, wherein the first data packet has an error of a first type, identifying, from the lookup table, an entry specifying a second destination for data packets having errors of the first type, and sending the first data packet to the second destination.
摘要翻译： 用于执行维持并行计算系统中的数据完整性的操作的方法，计算机程序产品和系统，所述操作包括提供指定数据分组的多个预定义目的地的查找表，接收包括指定 第一目的地，其中所述第一数据分组具有第一类型的错误，从所述查找表中识别指定具有所述第一类型的错误的数据分组的第二目的地的条目，以及将所述第一数据分组发送到所述第二目的地。
-
9.发明申请EXTERNAL SETTINGS THAT RECONFIGURE THE ERROR HANDLING BEHAVIOR OF A DISTRIBUTED PCIe SWITCH 有权重新配置分布式PCIe开关的错误处理行为的外部设置公开(公告)号：US20130339826A1
公开(公告)日：2013-12-19
申请号：US13495357
申请日：2012-06-13
CPC分类号： G06F11/0793 , G06F11/0703 , G06F11/0745 , G06F11/0781 , H04L1/0056 , H04L1/0057
摘要： Method, computer program product, and system for performing an operation to maintain data integrity in a parallel computing system, the operation comprising providing a lookup table specifying a plurality of predefined destinations for data packets, receiving a first data packet comprising a destination address specifying a first destination, wherein the first data packet has an error of a first type, identifying, from the lookup table, an entry specifying a second destination for data packets having errors of the first type, and sending the first data packet to the second destination to avoid corrupting the first destination.
摘要翻译： 用于执行维持并行计算系统中的数据完整性的操作的方法，计算机程序产品和系统，所述操作包括提供指定数据分组的多个预定义目的地的查找表，接收包括指定 第一目的地，其中所述第一数据分组具有第一类型的错误，从所述查找表中识别指定具有所述第一类型的错误的数据分组的第二目的地的条目，并将所述第一数据分组发送到所述第二目的地 避免破坏第一个目的地。
-
10.发明申请USING A PCI STANDARD HOT PLUG CONTROLLER TO MODIFY THE HIERARCHY OF A DISTRIBUTED SWITCH 有权使用PCI标准热插拔控制器来修改分布式开关的分层公开(公告)号：US20120311221A1
公开(公告)日：2012-12-06
申请号：US13528192
申请日：2012-06-20
IPC分类号： G06F13/20
CPC分类号： G06F13/4081 , G06F13/20
摘要： The standard hot-plug controller (SHPC) specification may be used to generate PCI messages in a distributed switch to disconnect and/or connect virtual hierarchies of an endpoint from hosts that are connected based on multi-root input/output virtualization (MR-IOV). A management controller may instruct a SHPC to generate a PCI packet that specifies a particular virtual hierarchy to disconnect from a particular host. An upstream port connected to the host and the SHPC receives the PCI packet and uses a header that identifies the virtual endpoint in the packet to index into a routing table to identify a downstream port in the distributed switch that is connected to the endpoint. Once the PCI packet traverses the switch and arrives at the downstream port, the downstream port changes routing logic which logically disconnects the host from the specified virtual hierarchy.
摘要翻译： 标准热插拔控制器（SHPC）规范可用于在分布式交换机中生成PCI消息，以断开和/或连接端点的虚拟层次与基于多根输入/输出虚拟化（MR-IOV）连接的主机 ）。 管理控制器可以指示SHPC生成指定特定虚拟层级以与特定主机断开连接的PCI分组。 连接到主机和SHPC的上行端口接收PCI分组，并使用标识分组中的虚拟端点的报头来索引到路由表中，以识别连接到端点的分布式交换机中的下游端口。 一旦PCI数据包穿过交换机并到达下游端口，下游端口会更改路由逻辑，逻辑上将主机与指定的虚拟层次结构断开连接。
-
-
-
-
-
-
-
-
-
搜索结果
21 条记录 (耗时 0.025 秒)