利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

2 条记录 (耗时 0.012 秒)

    LOW-POWER PARTIAL-PARALLEL CHIEN SEARCH ARCHITECTURE WITH POLYNOMIAL DEGREE REDUCTION
    1.
    发明申请
    LOW-POWER PARTIAL-PARALLEL CHIEN SEARCH ARCHITECTURE WITH POLYNOMIAL DEGREE REDUCTION 有权
    具有多项式减少功能的低功耗部分并行CHIEN搜索架构

    公开(公告)号：US20160329911A1

    公开(公告)日：2016-11-10

    申请号：US14706767

    申请日：2015-05-07

    申请人： SANDISK TECHNOLOGIES INC.

    发明人： XINMIAO ZHANG ,  ITAI DROR

    IPC分类号： H03M13/15

    CPC分类号： H03M13/1545 ,  G06F11/1076 ,  G06F11/108 ,  H03M13/1515 ,  H03M13/152 ,  H03M13/1525 ,  H03M13/157 ,  H03M13/617 ,  H03M13/6561

    摘要： A device includes a controller, and the controller includes a root detection circuit having multiple sets of multipliers. A method includes configuring the root detection circuit according to a degree of a polynomial. In response to detection of a root of multiple roots of the polynomial, a configuration of the root detection circuit is modified based on a polynomial degree reduction (PDR) scheme. Depending on the particular implementation, the device may be implemented in a data storage device, a communication system (e.g., a wireless communication device or a wired communication device), or another electronic device.

    摘要翻译： 一种装置包括控制器，并且该控制器包括具有多组乘法器的根检测电路。 一种方法包括根据多项式的程度配置根检测电路。 响应于检测多项式的多个根的根，根据多项式程度降低（PDR）方案修改根检测电路的配置。 根据具体的实施方式，设备可以在数据存储设备，通信系统（例如，无线通信设备或有线通信设备）或其他电子设备中实现。

    ON-THE-FLY SYNDROME AND SYNDROME WEIGHT COMPUTATION ARCHITECTURE FOR LDPC DECODING
    2.
    发明申请
    ON-THE-FLY SYNDROME AND SYNDROME WEIGHT COMPUTATION ARCHITECTURE FOR LDPC DECODING 有权
    用于LDPC解码的飞行综合症和综合体重计算架构

    公开(公告)号：US20170063400A1

    公开(公告)日：2017-03-02

    申请号：US14840821

    申请日：2015-08-31

    申请人： SANDISK TECHNOLOGIES INC.

    发明人： XINMIAO ZHANG ,  YURI RYABININ ,  ERAN SHARON

    IPC分类号： H03M13/15 ,  G11C29/52 ,  H03M13/11 ,  G06F11/10

    CPC分类号： H03M13/1575 ,  G06F11/1012 ,  G06F11/1068 ,  G11C29/52 ,  H03M13/1108 ,  H03M13/1128 ,  H03M13/658

    摘要： A decoder includes syndrome storage and a first barrel shifter configured to bit-shift hard decision bit data to generate shifted data that is aligned with a set of syndromes from the syndrome storage. The decoder also includes a first syndrome update circuit coupled to the first barrel shifter and configured to process the set of syndromes based on the shifted data to generate an updated version of the set of syndromes. The decoder may also be configured to perform on-the-fly syndrome weight computation.

    摘要翻译： 解码器包括校正子存储器和第一桶形移位器，其被配置为对硬判决位数据进行位移移位，以产生与来自校正子存储器的一组校正子对准的移位数据。 解码器还包括耦合到第一桶形移位器的第一综合征更新电路，并且被配置为基于移位的数据来处理该组综合征，以生成该组综合征的更新版本。 解码器还可以被配置为执行飞行综合征权重计算。