CLOCK SIGNAL SYNCHRONIZATION AND DISTURBANCE DETECTOR
    1.
    发明申请
    CLOCK SIGNAL SYNCHRONIZATION AND DISTURBANCE DETECTOR 有权
    时钟信号同步和干扰检测器

    公开(公告)号:US20130127549A1

    公开(公告)日:2013-05-23

    申请号:US13670304

    申请日:2012-11-06

    Inventor: Philippe Dreux

    CPC classification number: G06F21/75 H03K3/0231 H03K3/0315 H03K3/354 H03L7/0995

    Abstract: An electronic circuit including two ring oscillators, wherein the output of each ring oscillator is looped back on the input of this same oscillator as well on the input of the other oscillator. The application of such a circuit to the detection of a dynamic disturbance.

    Abstract translation: 包括两个环形振荡器的电子电路,其中每个环形振荡器的输出在该同一振荡器的输入端以及另一个振荡器的输入端环回。 这种电路应用于动态干扰的检测。

Patent Agency Ranking