公开(公告)号：US10438635B2

公开(公告)日：2019-10-08

申请号：US16113500

申请日：2018-08-27

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seon-Kyoo Lee ,  Dae-Hoon Na ,  Jeong-Don Ihm ,  Byung-Hoon Jeong ,  Young-Don Choi

IPC: G11C7/10 ,  G11C7/06 ,  H01L25/065 ,  G11C7/22 ,  H01L23/00

Abstract: An apparatus includes data transmitter having first through N-th data drivers configured to provide first through N-th data signals, respectively, and a strobe driver configured to provide a strobe signal, and a data receiver having a strobe buffer configured to generate a control signal based on the strobe signal, and first through N-th sense amplifiers configured to sense N-bit data based on the control signal, a reference signal and the first through N-th data signals. The bus includes a strobe TSV configured to connect the strobe driver with the strobe buffer, and first through N-th data TSVs configured to connect the first through N-th data drivers with the first through N-th sense amplifiers, respectively. A reference signal supplier controls the reference signal such that a discharge speed of the reference signal is slower than a discharge speed of each of the first through N-th data signals during data transmission.

公开(公告)号：US10291275B2

公开(公告)日：2019-05-14

申请号：US15397012

申请日：2017-01-03

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seon-Kyoo Lee ,  Byung-Hoon Jeong ,  Jeong-Don Ihm ,  Young-Don Choi

IPC: H03F1/32 ,  H03F1/34 ,  H04B1/24 ,  H04L25/03 ,  H04L12/863 ,  H04L25/02 ,  H04L12/861

Abstract: A reception interface circuit includes a termination circuit, a buffer and an interface controller. The termination circuit is configured to change a termination mode in response to a termination control signal. The buffer is configured to change a reception characteristic in response to a buffer control signal. The interface controller is configured to generate the termination control signal and the buffer control signal such that the reception characteristic of the buffer is changed in association with the change in the termination mode. The reception interface circuit may support various communication standards by changing the reception characteristic of the buffer in association with the termination mode. Using the reception interface circuit, communication efficiency of transceiver systems such as a memory system and/or compatibility between a transmitter device and a receiver device may be improved.

公开(公告)号：US10171269B2

公开(公告)日：2019-01-01

申请号：US15099987

申请日：2016-04-15

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seon-Kyoo Lee ,  Jeong-Don Ihm ,  Anil Kavala ,  Byung-Hoon Jeong

IPC: H04L25/03 ,  H04L7/00 ,  H04L27/01

Abstract: An equalizer circuit may include an equalizer controller and a plurality of equalizers. The equalizer controller may prove separate sets of enable signals, delay control signals and voltage control signals to the separate equalizers based on a control signal. The equalizers provide equalizer signals to separate connection nodes between separate pairs of logic circuits. An equalizer may be selectively activated based on a received enable signal. An equalizer may include a delay control circuit and a voltage control circuit. The delay control circuit may delay a received transfer signal to generate a delayed transfer signal based on a received delay control signal. The voltage control circuit may generate an equalizer signal based on the delayed transfer signal and a received voltage control signal. The equalizer circuit may reduce inter-symbol interference in the integrated circuit based on providing the equalizer signals to the connection nodes between the logic circuits.

公开(公告)号：US10014039B2

公开(公告)日：2018-07-03

申请号：US15333468

申请日：2016-10-25

Applicant: Samsung Electronics Co., Ltd.

Inventor： Seon-Kyoo Lee ,  Jeong-Don Ihm ,  Byung-Hoon Jeong ,  Dae-Woon Kang

IPC: G11C7/10 ,  G11C7/14

CPC classification number: G11C7/14 ,  G11C7/1057 ,  G11C7/1084 ,  G11C29/021 ,  G11C29/028 ,  G11C29/4401

Abstract: A semiconductor device, includes at least a first memory chip, which includes at least a first buffer connected to receive an input signal and a reference voltage; at least a first reference voltage generator configured to output a reference voltage based on a first control code; and at least a first self-training circuit for determining an operational reference voltage to use during a normal mode of operation of the semiconductor device. An output from the first buffer is input to the first self-training circuit, the first control code is output from the first self-training circuit into the first reference voltage generator, and the first buffer, the first self-training circuit, and the first reference voltage generator form a loop.