-
公开(公告)号:US12082506B2
公开(公告)日:2024-09-03
申请号:US17325922
申请日:2021-05-20
发明人: Zhiwei Xu , Chiqing Fang , Chen Zhao
CPC分类号: H10N30/802 , B06B1/0207 , H02J7/00 , H02J7/007182 , H02M3/07 , H10N30/20
摘要: A driving circuit and a driving method are provided. The driving circuit includes an energy-storage capacitor, a charging circuit and a discharging circuit. The energy-storage capacitor is coupled between a piezoelectric load and the charging circuit. Operation states of the charging circuit and the discharging circuit are controlled, so that the charging circuit charges the energy-storage capacitor during a first operation interval of an operation period, to adjust a power supply voltage signal provided to the piezoelectric load to change with a reference voltage in a first interval, and at least the piezoelectric load discharges electricity through the discharging circuit during a second operation interval of the operation period, to adjust the power supply voltage signal to change with the reference voltage in a second interval. The driving circuit according to the present disclosure requires a few switches, thereby facilitating circuit integration.
-
公开(公告)号:US20240161959A1
公开(公告)日:2024-05-16
申请号:US18386317
申请日:2023-11-02
发明人: Ke Dai , Jian Wei , Jiajia Yan , Chen Zhao
CPC分类号: H01F27/022 , H01F27/24 , H01F27/29 , H01F27/40
摘要: A module structure can include a first type structure including a first encapsulation body having a magnetic property, and at least one inductive element, where at least part of the inductive element is encapsulated in the first encapsulation body; a second type structure including a second encapsulation body having a non-magnetic property, and at least one non-inductive element, where the non-inductive element is encapsulated in the second encapsulation body; and pin structures located on exposed surfaces of the first type structure and/or the second type structure, in order to lead out corresponding electrodes.
-
公开(公告)号:US11824450B2
公开(公告)日:2023-11-21
申请号:US17346405
申请日:2021-06-14
发明人: Kaiwei Yao , Wang Zhang , Chen Zhao
CPC分类号: H02M3/1586 , H02M1/0058 , H02M1/38
摘要: A power converter can include: N switching power stage circuits, where output terminals of the N switching power stage circuits are connected in parallel, and N is a positive integer; an energy storage element coupled between an input terminal and the output terminal of the power converter, where the energy storage element is configured to periodically store energy for delivery to the output terminal of the power converter; and where after a main transistor of an M-th switching power stage circuit is turned off, a main transistor of the (M+1)-th switching power stage circuit is turned on, in order to realize zero-voltage-switching (ZVS) of the main transistor of (M+1)-th switching power stage circuit, where M is a positive integer less than N.
-
公开(公告)号:US20230283173A1
公开(公告)日:2023-09-07
申请号:US18110598
申请日:2023-02-16
发明人: Xiaodong Huang , Yufei Dong , Chen Zhao
CPC分类号: H02M1/4258 , H02M3/33523 , H02M3/33515
摘要: A digital isolator can include: a first die having one of an encoding circuit and a decoding circuit; a second die having one of the encoding circuit and the decoding circuit that is not in the first die, where the first die and the second die are separated from each other; and an isolated transmission structure configured to transmit an encoded signal generated by the encoding circuit to the decoding circuit.
-
公开(公告)号:US20230231745A1
公开(公告)日:2023-07-20
申请号:US18096653
申请日:2023-01-13
发明人: Yufei Dong , Xiaodong Huang , Ye Yuan , Chen Zhao
CPC分类号: H04L25/0266 , H04L25/49 , H03M13/37
摘要: A digital isolator can include: an encoding circuit configured to receive and encode an input digital signal, in order to generate an encoded signal, wherein a rising edge of the input digital signal is encoded as a first pulse sequence, and a falling edge of the input digital signal is encoded as a second pulse sequence; an isolation element coupled to the encoding circuit, and being configured to transmit the encoded signal in an electrically isolated manner; and a decoding circuit configured to receive the encoded signal through the isolation element, and to decode the encoded signal, in order to generate an output digital signal consistent with the input digital signal.
-
公开(公告)号:US20220029540A1
公开(公告)日:2022-01-27
申请号:US17367473
申请日:2021-07-05
发明人: Wang Zhang , Chen Zhao
摘要: A power converter can include: a plurality of circuit modules coupled in parallel between a first port and a second port, where each of the plurality of circuit modules includes a switching power stage circuit having a first magnetic element coupled between a switch node of the switching power stage circuit and a first terminal of the second port, at least one switch group having first and second transistors and being coupled between a first terminal of the first port and a first terminal of the switching power stage circuit, and at least one first energy storage capacitor for providing energy to a load of the power converter; and a plurality of second energy storage capacitors configured to periodically store energy and release energy to corresponding first energy storage capacitors.
-
公开(公告)号:US11226648B2
公开(公告)日:2022-01-18
申请号:US16882614
申请日:2020-05-25
发明人: Zhaofeng Wang , Xiaodong Huang , Chen Zhao
摘要: A power factor correction circuit includes a power meter configured to measure a total harmonic distortion (THD) at an input port; a switching-type regulator that is controllable by a switch control signal in order to adjust a power factor; and a controller configured to generate the switch control signal to control the switching-type regulator to perform power factor correction, where the controller adjusts an on-time of a main switch of the switching-type regulator based on the measured THD to decrease the THD.
-
公开(公告)号:US20210351687A1
公开(公告)日:2021-11-11
申请号:US17246844
申请日:2021-05-03
发明人: Chiqing Fang , Zhiwei Xu , Kaiwei Yao , Chen Zhao
摘要: A method of inductor current reconstruction for a power converter can include: acquiring at least one of a current that represents a current flowing through a main power transistor, and a current that represents a current flowing through a rectifier transistor, in order to generate a switching current sampling signal in the power converter; and generating an inductor current reconstruction signal representing an inductor current in one complete switching cycle according to the switching current sampling signal and an inductor voltage signal representing a voltage across an inductor in the power converter.
-
公开(公告)号:US11133742B2
公开(公告)日:2021-09-28
申请号:US16916405
申请日:2020-06-30
发明人: Wang Zhang , Chen Zhao
摘要: A current control circuit can include: a current detection circuit configured to obtain a current detection signal for characterizing an output current of a switched capacitor converter, where the switched capacitor converter includes a plurality of first switch groups coupled between an input terminal and a ground, and where each first switch group comprises two switches coupled in series; and a voltage regulation circuit configured to regulate the output current by adjusting an equivalent impedance of the switched capacitor converter in accordance with the current detection signal.
-
公开(公告)号:US11022992B2
公开(公告)日:2021-06-01
申请号:US16720259
申请日:2019-12-19
发明人: Wang Zhang , Chen Zhao , Lang Mao
摘要: A voltage regulator can include: an input port with two terminals, and being configured to receive an input voltage; an output port with two terminals, and being configured to generate an output voltage, where the input port and the output port have a common ground potential; a group of input switches coupled in series between the two terminals of the input port, where a common node of every two adjacent input switches that form an input half-bridge topology is taken as an input switch node; at least one output half-bridge topology coupled between two terminals of the output port, where a common node of a high-side output switch and a low-side output switch in each output half-bridge topology is taken as an output switch node; and N storage capacitors, where each of the storage capacitors is coupled between one input switch node and one output switch node.
-
-
-
-
-
-
-
-
-