Apparatus and method for detecting errors during data encryption

    公开(公告)号:US12225126B2

    公开(公告)日:2025-02-11

    申请号:US18076615

    申请日:2022-12-07

    Abstract: The invention introduces an apparatus for detecting errors during data encryption. The apparatus includes a key generation circuitry and a key-error detection circuitry. The key generation circuitry is arranged operably to realize a key expansion operation for generating multiple round keys based on a root key in an encryption algorithm, where the encryption algorithm encodes plaintext or an intermediate encryption result with one round key in a corresponding round. The error detection circuitry is arranged operably to: calculate redundant data corresponding to each round key; and output an error signal to a processing unit when finding that any round key does not match corresponding redundant data at a check point during the key expansion operation.

    Data accessing method using data protection with aid of advanced encryption standard processing circuit, and associated apparatus

    公开(公告)号:US11263153B1

    公开(公告)日:2022-03-01

    申请号:US17086481

    申请日:2020-11-02

    Inventor: Chiao-Wen Cheng

    Abstract: A data accessing method using data protection with aid of an Advanced Encryption Standard (AES) processing circuit, and associated apparatus such as memory device, memory controller, and the AES processing circuit are provided. The data accessing method includes: utilizing the memory controller to start receiving first protected data corresponding to a read request from predetermined storage space; utilizing the AES processing circuit to start performing decryption processing on the first protected data to obtain decrypted data; utilizing the AES processing circuit to start performing encryption processing on other data to obtain encrypted data to be second protected data corresponding to a write request; and utilizing the memory controller to start sending the second protected data to the predetermined storage space, for storing the second protected data into the predetermined storage space. The AES processing circuit can perform encryption and decryption simultaneously.

    Method for performing access control in a memory device, associated memory device and controller thereof

    公开(公告)号:US11294589B2

    公开(公告)日:2022-04-05

    申请号:US16882539

    申请日:2020-05-24

    Inventor: Chiao-Wen Cheng

    Abstract: A method for performing access control in a memory device, the associated memory device and the controller thereof are provided. The method includes: according to at least one predetermined arrangement pattern, writing a plurality of sets of symbols into a plurality of storage regions of a memory as a plurality of redundant array of independent disks (RAID) groups, respectively; and utilizing a RAID engine circuit in the memory device to perform a plurality of operations related to data protection, such as: determining a series of reading patterns corresponding to the predetermined arrangement pattern; according to a reading pattern of the series of reading patterns, reading a plurality of symbols from each RAID group of the RAID groups; and performing exclusive-OR (XOR) operations on the symbols to convert the symbols into at least one XOR result, for performing data protection.

    METHOD FOR PERFORMING ACCESS CONTROL IN A MEMORY DEVICE, ASSOCIATED MEMORY DEVICE AND CONTROLLER THEREOF

    公开(公告)号:US20200285411A1

    公开(公告)日:2020-09-10

    申请号:US16882539

    申请日:2020-05-24

    Inventor: Chiao-Wen Cheng

    Abstract: A method for performing access control in a memory device, the associated memory device and the controller thereof are provided. The method includes: according to at least one predetermined arrangement pattern, writing a plurality of sets of symbols into a plurality of storage regions of a memory as a plurality of redundant array of independent disks (RAID) groups, respectively; and utilizing a RAID engine circuit in the memory device to perform a plurality of operations related to data protection, such as: determining a series of reading patterns corresponding to the predetermined arrangement pattern; according to a reading pattern of the series of reading patterns, reading a plurality of symbols from each RAID group of the RAID groups; and performing exclusive-OR (XOR) operations on the symbols to convert the symbols into at least one XOR result, for performing data protection.

    Method for performing access control in a memory device, associated memory device and controller thereof

    公开(公告)号:US10705749B2

    公开(公告)日:2020-07-07

    申请号:US16120311

    申请日:2018-09-03

    Inventor: Chiao-Wen Cheng

    Abstract: A method for performing access control in a memory device, the associated memory device and the controller thereof are provided. The method includes: according to at least one predetermined arrangement pattern, writing a plurality of sets of symbols into a plurality of storage regions of a memory as a plurality of redundant array of independent disks (RAID) groups, respectively; and utilizing a RAID engine circuit in the memory device to perform a plurality of operations related to data protection, such as: determining a series of reading patterns corresponding to the predetermined arrangement pattern; according to a reading pattern of the series of reading patterns, reading a plurality of symbols from each RAID group of the RAID groups; and performing exclusive-OR (XOR) operations on the symbols to convert the symbols into at least one XOR result, for performing data protection.

    METHOD FOR PERFORMING ACCESS CONTROL IN A MEMORY DEVICE, ASSOCIATED MEMORY DEVICE AND CONTROLLER THEREOF

    公开(公告)号:US20190163571A1

    公开(公告)日:2019-05-30

    申请号:US16120311

    申请日:2018-09-03

    Inventor: Chiao-Wen Cheng

    Abstract: A method for performing access control in a memory device, the associated memory device and the controller thereof are provided. The method includes: according to at least one predetermined arrangement pattern, writing a plurality of sets of symbols into a plurality of storage regions of a memory as a plurality of redundant array of independent disks (RAID) groups, respectively; and utilizing a RAID engine circuit in the memory device to perform a plurality of operations related to data protection, such as: determining a series of reading patterns corresponding to the predetermined arrangement pattern; according to a reading pattern of the series of reading patterns, reading a plurality of symbols from each RAID group of the RAID groups; and performing exclusive-OR (XOR) operations on the symbols to convert the symbols into at least one XOR result, for performing data protection.

Patent Agency Ranking