-
公开(公告)号:US20240103558A1
公开(公告)日:2024-03-28
申请号:US17950276
申请日:2022-09-22
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Sudheer Gangula , Jerry Doorenbos , Dimitar Trifonov
IPC: G05F3/26
CPC classification number: G05F3/265
Abstract: Examples of bandgap circuits and elements thereof enable generation of an accurate and stable bandgap reference voltage that is not affected by low current gain. An example circuit includes first and second input transistors, each having an emitter to receive a tail current; first and second core transistors, a collector of each coupled to ground; a first lower leg coupled between a first upper leg and the emitter of the first core transistor at a first current input coupled to the base of the first input transistor; a second lower leg coupled between a second upper leg and the emitter of the second core transistor at a second current input coupled to the base of the second input transistor; and a base resistor coupled between the base and collector of the first core transistor. The input transistor pair has a current density ratio that is the same as that of the core transistor pair.
-
公开(公告)号:US20240146265A1
公开(公告)日:2024-05-02
申请号:US17977840
申请日:2022-10-31
Applicant: Texas Instruments Incorporated
Inventor: Ankit Khanna , Dimitar Trifonov , Partha S. Basu , Sudheer Gangula
IPC: H03F3/45
CPC classification number: H03F3/45475 , H03F2203/45594
Abstract: An example apparatus includes: a differential amplifier including: an inverting input coupled to a first input via a first resistor; a non-inverting input coupled to a second input via a second resistor; a first supply input coupled to the first input via a third resistor, and the first supply input coupled to the second input via a fourth resistor; a second supply input coupled to a current source; a non-inverting output; and an inverting output; a first transistor including a first control terminal and a first current terminal, the first control terminal coupled to the non-inverting output and the first current terminal coupled to the inverting input; and a second transistor including a second control terminal and a second current terminal, the second control terminal coupled to the inverting output and the second current terminal coupled to the non-inverting input.
-