- 专利标题: Interconnect architecture with silicon interposer and EMIB
-
申请号: US18079753申请日: 2022-12-12
-
公开(公告)号: US11901299B2公开(公告)日: 2024-02-13
- 发明人: Md Altaf Hossain , Ankireddy Nalamalpu , Dheeraj Subbareddy , Robert Sankman , Ravindranath V. Mahajan , Debendra Mallik , Ram S. Viswanath , Sandeep B. Sane , Sriram Srinivasan , Rajat Agarwal , Aravind Dasu , Scott Weber , Ravi Gutala
- 申请人: Intel Corporation
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Schwabe, Williamson & Wyatt, P.C.
- 主分类号: H01L23/538
- IPC分类号: H01L23/538 ; H01L25/18 ; H01L23/00 ; H01L23/48
摘要:
Embodiments disclosed herein include electronic packages. In an embodiment, the electronic package comprises, a package substrate, an interposer on the package substrate, a first die cube and a second die cube on the interposer, wherein the interposer includes conductive traces for electrically coupling the first die cube to the second die cube, a die on the package substrate, and an embedded multi-die interconnect bridge (EMIB) in the package substrate, wherein the EMIB electrically couples the interposer to the die.
信息查询
IPC分类: