摘要:
The invention relates to a CMOS-compatible lateral DMOS transistor and to a method for producing such a transistor. The aim of the invention is to provide a CMOS-compatible DMOS transistor that can be optionally designed for very high drain voltages or for the power amplification at very high frequencies by choosing the appropriate layout and that can be produced with little additional technical effort as compared to the conventional sub-νm production technology for CMOS circuits. To this end, a gate insulator of the inventive CMOS-compatible lateral DMOS transistor has a uniform thickness across the entire current-carrying (active) zone below a control gate. Below said control gate, a surface-near zone with increased dopant concentration (well region) that determines the transistor threshold voltage is disposed in such a manner that it occupies the entire area below the control gate disposed in the active zone and that it terminates within a so-called drift region between the control gate and a highly-doped drain region. The entire surface of the drift region is covered by a zone having the conductivity type of the drain region (VLDD) and being poorly doped as compared to the highly doped drain region.
摘要:
Es wird eine Diode beschrieben, mit einem lichtempfindlichen Germanium-Gebiet (5), das sich auf einem Wellenleiter (2) aus Silizium oder Silizium-Germanium befindet und das im Vergleich mit dem Wellenleiter identische oder um maximal 20 nm pro Seite kürzere laterale Abmessungen in einer Richtung quer zu einer Lichtausbreitungsrichtung im Wellenleiter hat. Die Diode im Germaniumgebiet enthält eine laterale Anordnung eines N-dotierten (5b), eines intrisischen (5) und eines P-dotierten (5a) Germanium-Gebiets. Ausserdem schliessen sich seitlich an die P- und N-dotierten Gebiete (5a, 5b) im Germanium-Gebiet weitere homogen dotierte Ausläufer (6a, 6b) aus Silizium oder Silizium-Germanium an, die sich in vertikaler Richtung mindestens bis zu einem Niveau erstrecken, welches auf gleicher Höhe ist wie ein in der vertikalen Richtung höchster Punkt des Germanium-Gebiets (5).
摘要:
A diode comprising a light-sensitive germanium region, which is totally embedded in silicon and forms with the silicon a lower interface and lateral interfaces, wherein the lateral interfaces do not run perpendicularly, but rather obliquely with respect to the lower interface and therefore produce a facet form.
摘要:
The invention relates to a bipolar transistor and a method for producing same. The aim of the invention is to provide a bipolar transistor and a method for producing same, which during the use of a single-process poly-silicon technology with differential epitaxis for the production of bases overcomes the disadvantages of conventional systems, so as notably further to improve the high-speed properties of a bipolar transistor, provide the most conductive connections possible between the metal contacts and the active (internal) transistor region as well as a minimized passive transistor surface, while at the same time avoiding greater process complexity and increased contact resistances. To this end a surface relief is produced in the active emitter region by a wet-chemical process. A single-process poly-silicon bipolar transistor having a base produced by epitaxis in accordance with the invention permits a reduction in external base resistance without causing a deterioration in emitter properties. Because the internal and external base regions are deposited continuously no interface problems arise during connection of the base. Base-collector capacity can also be lowered.
摘要:
Complementary bipolar semiconductor device (Cbi semiconductor device) with a substrate of a first conductivity type, active bipolar transistor regions in the substrate in which the base, emitter, and collector of vertical bipolar transistors are arranged; vertical epitaxial base npn bipolar transistors in a first subset of the active bipolar transistor regions; vertical epitaxial base pnp bipolar transistors in a second subset of the active bipolar transistor regions; collector contact regions which are each arranged bordering on an active bipolar transistor region; and flat field isolation regions which each laterally bound the active bipolar transistor regions and the collector contact regions. A flat field isolation region of a first type with a first extended depth in the direction of the substrate interior is arranged between the first or the second or both the first and the second subset of active bipolar transistor regions on one side and the adjacent collector contact regions on the other, and flat field isolation areas of a second type, with a second extended depth larger than the first, bound the active bipolar transistor regions and the collector contact regions, viewed in cross section, on the sides thereof facing away from each other.
摘要:
The invention relates to a vertical bipolar transistor and a method for the production thereof. The aim of the invention is to produce a vertical bipolar transistor and to disclose a method for the production thereof, whereby excellent high frequency properties can be obtained for said transistor using the simplest possible production technology involving an implanted epitaxy-free collector and only one polysilicon layer spread over a large surface and which can be easily integrated into a conventional mainstream CMOS process without epitaxially produced trough areas. It is possible to simplify technology, while at the same time improving the high frequency parameters of vertical bipolar transistors by reducing the parasitic lateral and vertical components of the resistance of the collector, by means of a self-adjusting transistor construction in conjunction with a special method of production, whereby a highly doped monocrystalline base connection area surrounding the active base in a ring-like manner is removed in the region of the collector connection by reactive ion etching, together with the underlying less doped area of the collector or a part thereof.
摘要:
The invention relates to a silicon-based multifunction substrate. The silicon-based multifunction substrate comprises bulk silicon regions (102) extending from a front surface (104) to a back surface (106) of the silicon-based multifunction substrate and at least one buried oxide layer (108.1, 108.2) laterally arranged between the bulk silicon regions. The buried oxide layer is covered by a structured silicon layer (110.1, 110.2) extending up to the front surface. The structured silicon layer comprises, laterally arranged between the bulk silicon regions, at least two silicon-on-insulator regions, herein SOI regions, with different thicknesses (t2, t3) above the buried oxide layer. The SOI regions of the structured silicon layer are electrically insulated from each other by a respective first trench isolation extending from the front surface to the buried oxide layer.