-
公开(公告)号:EP2595188A1
公开(公告)日:2013-05-22
申请号:EP11306510.6
申请日:2011-11-17
Applicant: ST-Ericsson SA
Inventor: Saint-Pierre, Jean-Marc , Guillou, Yann
IPC: H01L25/10 , H01L25/065 , H01L23/498
CPC classification number: H01L25/03 , H01L23/49816 , H01L24/19 , H01L24/73 , H01L25/105 , H01L2224/12105 , H01L2224/131 , H01L2224/16225 , H01L2224/32145 , H01L2224/32225 , H01L2224/48227 , H01L2224/73204 , H01L2224/73265 , H01L2225/1035 , H01L2225/1058 , H01L2924/15311 , H01L2924/15331 , H01L2924/181 , H05K1/0225 , H05K1/0253 , H05K1/028 , H05K1/144 , H05K1/147 , H05K1/185 , H05K3/4635 , H05K2201/09309 , H05K2201/09618 , H05K2201/09727 , H05K2201/10515 , H01L2924/00012 , H01L2924/00 , H01L2924/014
Abstract: A circuitry package (10) comprising:
- a first layer (12) comprising a first die (14) and electrical connections in relation with the first die (14) provided on both side of the first layer (12),
- a second layer (16) comprising a second die (20) in electrical relation with the first die (14), the second layer (16) being at least partially superimposed on the first layer (12) on a side of the first layer (12), the geometry of the second layer (16) being such that at least one electrical connection located on the side of the first layer (12) on which the second layer (16) being at least partially superimposed on the first layer (12) is accessible.
Such circuitry package (10) proposes a solution to the request for a single package system solution requiring both very thin and small packages and possibility to add an additional top package when two other dies are needed.Abstract translation: 一种电路封装(10),包括: - 第一层(12),包括第一管芯(14)和与设置在第一层(12)的两侧上的第一管芯(14)相关的电连接; - 第二层 (16)包括与所述第一管芯(14)电气关系的第二管芯(20),所述第二层(16)至少部分地叠加在所述第一层(12)侧上的所述第一层(12)上, 第二层(16)的几何形状使得位于其上的第二层(16)至少部分地叠加在第一层(12)上的第一层(12)侧上的至少一个电连接是可接近的 。 这种电路封装(10)提出了对需要非常薄和小封装的单个封装系统解决方案的要求的解决方案,并且当需要另外两个管芯时可能添加额外的顶部封装。