利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

155 条记录 (耗时 0.019 秒)

    DIGITAL MULTI-LEVEL ENVELOPE TRACKING FOR WIDE-BANDWIDTH SIGNALS
    1.
    发明授权
    DIGITAL MULTI-LEVEL ENVELOPE TRACKING FOR WIDE-BANDWIDTH SIGNALS 有权
    用于宽带信号的数字多级信封跟踪

    公开(公告)号：EP3002862B1

    公开(公告)日：2018-02-21

    申请号：EP15180626.2

    申请日：2015-08-11

    申请人： Intel IP Corporation

    发明人： COHEN, Emanuel

    IPC分类号： H03F3/21 ,  H03F1/02 ,  H02M3/158

    CPC分类号： H03F1/0233 ,  H03F1/025 ,  H03F3/21 ,  H03F2200/102

    摘要： Digital envelope tracking with multilevel supply voltages is performed for wide-bandwidth signals. A digital control component generates a digital control code that facilitates switching of resistor values of one or more resistors coupled between a power amplifier and a supply voltage of plurality of supply voltages. A driver component supplies an envelope voltage of the plurality of supply voltages for the power amplifier as a function of the digital control code.

    INTEGRATED CIRCUIT WIRELESS COMMUNICATION UNIT AND METHOD FOR PROVIDING A POWER SUPPLY
    3.
    发明公开
    INTEGRATED CIRCUIT WIRELESS COMMUNICATION UNIT AND METHOD FOR PROVIDING A POWER SUPPLY 审中-公开
    DRAHTLOSE KOMMUNIKATIONSEINHEIT MIT INTEGRIERTEM SCHALTKREIS UND STROMVERSORGUNGSVERFAHRENDAFÜR

    公开(公告)号：EP3017541A4

    公开(公告)日：2017-08-16

    申请号：EP14812117

    申请日：2014-07-02

    申请人： MEDIATEK SINGAPORE PTE LTD

    发明人： HONG HAO-PING ,  RIEHL PATRICK STANLEY

    IPC分类号： H03F3/68

    CPC分类号： H03F3/245 ,  H03F1/0233 ,  H03F1/3247 ,  H03F3/195 ,  H03F2200/555

    摘要： An integrated circuit is described for providing a power supply to a radio frequency (RF) power amplifier (PA). The integrated circuit comprises a low-frequency power supply path comprising a switching regulator and a high-frequency power supply path arranged to regulate an output voltage of a combined power supply at an output port of the integrated circuit for coupling to a load. The high- frequency power supply path comprises: an amplifier comprising a voltage feedback and arranged to drive a power supply signal on the high-frequency power supply path; and a high-frequency-path supply module arranged to provide a high frequency supply to drive the amplifier, where the high-frequency-path supply module comprises a pulse-width modulator operably coupled to the high frequency supply via a filter and arranged to provide a filtered pulse-width modulated signal to the high frequency supply.

    摘要翻译： 描述了用于向射频（RF）功率放大器（PA）提供电力供应的集成电路。 集成电路包括低频电源路径，所述低频电源路径包括开关调节器和高频电源路径，所述高频电源路径被布置为调节在集成电路的输出端口处的用于耦合到负载的组合电源的输出电压。 高频电力供应路径包括：放大器，其包括电压反馈并且被布置为驱动高频电力供应路径上的电力供应信号; 以及高频路径供应模块，其被布置成提供高频电源以驱动放大器，其中高频路径供应模块包括脉冲宽度调制器，所述脉冲宽度调制器经由滤波器可操作地耦合到高频电源并且被布置为提供 经过滤波的脉宽调制信号到高频电源。

    Harmonics Cancellation Circuit for a Power Amplifier
    5.
    发明公开
    Harmonics Cancellation Circuit for a Power Amplifier 有权
    HarmonikauflösungsschaltungfüreinenLeistungsverstärker

    公开(公告)号：EP2884659A1

    公开(公告)日：2015-06-17

    申请号：EP13196361.3

    申请日：2013-12-10

    申请人： Stichting IMEC Nederland

    发明人： Ba, Ao

    IPC分类号： H03F3/217

    CPC分类号： H03F1/0233 ,  H03F3/217 ,  H03F2200/165 ,  H03F2200/451

    摘要： The present invention relates to a circuit (100) comprising
    - an input port for applying a sinusoidal input signal (1),
    - a first buffering means (10) for converting the sinusoidal input signal into a square wave signal (2), the DC level of the square wave signal defined by an adjustable threshold voltage level, and a
    - an output port for outputting the square wave signal to a power amplifier (30).
    The circuit is characterised by a feedback loop comprising a low pass filtering means (40) arranged for filtering the square wave signal and comparing means (50) arranged for comparing a DC level of a filtered signal received from the low pass filtering means with a pre-set reference level, said reference level selected for cancelling a given harmonic component, said comparing means further arranged for outputting to the first buffering means (10) a correction signal for adjusting the threshold voltage level of the first buffering means.

    摘要翻译： 本发明涉及一种电路（100），包括：用于施加正弦输入信号（1）的输入端口， - 用于将正弦输入信号转换成方波信号（2）的第一缓冲装置（10），DC 由可调阈值电压电平定义的方波信号的电平，以及a - 用于将方波信号输出到功率放大器（30）的输出端口。 该电路的特征在于包括布置成滤波方波信号的低通滤波装置（40）和比较装置（50）的反馈回路，该装置用于将从低通滤波装置接收的滤波信号的直流电平与预滤波装置 所述参考电平选择用于消除给定谐波分量的所述参考电平，所述比较装置还被布置为向第一缓冲装置（10）输出用于调整第一缓冲装置的阈值电压电平的校正信号。

    IMPROVED CONTROL LOOP FOR AMPLIFICATION STAGE
    10.
    发明公开
    IMPROVED CONTROL LOOP FOR AMPLIFICATION STAGE 有权
    改进的控制电路增压水平

    公开(公告)号：EP2241005A1

    公开(公告)日：2010-10-20

    申请号：EP09715999.0

    申请日：2009-02-27

    申请人： Nujira Limited

    发明人： WIMPENNY, Gerard

    IPC分类号： H03F1/02

    CPC分类号： H03F1/0233 ,  H03F1/0222 ,  H03F3/19 ,  H03F3/21 ,  H03F2200/102 ,  H03F2200/451

    摘要： There is disclosed a method and apparatus for generating an output signal comprising a replica of an input signal, comprising the steps of : generating a replica signal representing the low frequency content of the input signal; generating an error signal representing an error in the replica signal; combining the replica signal with the error signal to generate an output signal; and wherein the step of generating the error signal further includes the steps of : generating a delay signal being a delayed version of the input signal; and determining a difference between the output signal and the delay signal which difference is the error signal.