RECEIVER EQUALIZATION CIRCUITRY USING VARIABLE TERMINATION AND T-COIL

    公开(公告)号:US20230308132A1

    公开(公告)日:2023-09-28

    申请号:US17705022

    申请日:2022-03-25

    CPC classification number: H04B3/141 H04B3/145 H04B3/26 H04B3/46 H01F17/08

    Abstract: Systems, apparatuses, and methods for performing efficient data transfer in a computing system are disclosed. A computing system includes multiple transmitters sending singled-ended data signals to multiple receivers. In order to better handle noise issues when using single-ended signaling, one or more of the receivers include equalization circuitry and termination circuitry. The termination circuitry prevents reflection on a corresponding transmission line ending at a corresponding receiver. The equalization circuitry uses a bridged T-coil circuit to provide continuous time linear equalization (CTLE) with no feedback loop. The equalization circuitry performs equalization by providing a high-pass filter that offsets the low-pass characteristics of a corresponding transmission line. A comparator of the receiver receives the input signal and compares it to a reference voltage. The placement of the comparator and the ratio of the inductances of the inductors of the bridged T-coil circuit are based on whether the receiver includes self-diagnostic circuitry.

    Preemptive signal integrity control

    公开(公告)号:US11487605B2

    公开(公告)日:2022-11-01

    申请号:US15921489

    申请日:2018-03-14

    Abstract: Techniques are provided herein for pre-emptively reinforcing one or more buses of a computing device against the effects of signal noise that could cause a reduction in signal integrity. The techniques generally include detecting an event (or “trigger”) that would tend to indicate that a reduction in signal integrity will occur, examining a reinforcement action policy and system status to determine what reinforcement action to take, and performing the reinforcement action.

    Active equalizing negative resistance amplifier for bi-directional bandwidth extension

    公开(公告)号:US10122392B2

    公开(公告)日:2018-11-06

    申请号:US15240549

    申请日:2016-08-18

    Abstract: Systems, apparatuses, and methods for implementing a negative resistance circuit for bandwidth extension are disclosed. Within a feedback path of a differential signal path, capacitors are placed on the inputs and outputs of a fully differential amplifier connecting to the differential signal path. In one embodiment, a circuit includes a fully differential amplifier and four capacitors. A first capacitor is coupled between a first signal path and a non-inverting input terminal of the amplifier and a second capacitor is coupled between the first signal path and a non-inverting output terminal of the amplifier. A third capacitor is coupled between a second signal path and an inverting input terminal of the amplifier and a fourth capacitor is coupled between the second signal path and an inverting output terminal of the amplifier. The first and second signal paths carry a differential signal.

    PREEMPTIVE SIGNAL INTEGRITY CONTROL
    8.
    发明申请

    公开(公告)号:US20190286513A1

    公开(公告)日:2019-09-19

    申请号:US15921489

    申请日:2018-03-14

    Abstract: Techniques are provided herein for pre-emptively reinforcing one or more buses of a computing device against the effects of signal noise that could cause a reduction in signal integrity. The techniques generally include detecting an event (or “trigger”) that would tend to indicate that a reduction in signal integrity will occur, examining a reinforcement action policy and system status to determine what reinforcement action to take, and performing the reinforcement action.

Patent Agency Ranking