公开(公告)号：US12009943B2

公开(公告)日：2024-06-11

申请号：US17468327

申请日：2021-09-07

Applicant: Infineon Technologies AG

Inventor： Jens Repp ,  Thorsten Hinderer ,  Maximilian Mangst ,  Eric Pihet

IPC: H04L12/40 ,  H03K5/01 ,  H03K17/687 ,  H03K5/00

CPC classification number: H04L12/40006 ,  H03K5/01 ,  H03K17/6872 ,  H03K2005/00013 ,  H04L2012/40215

Abstract: A transmitter circuit for a field bus driver includes a first bus terminal and a second bus terminal for connecting a first bus line and, respectively, a second bus line. The transmitter circuit further includes a first supply terminal for receiving a supply voltage and second supply terminal for receiving a reference voltage, a first switching circuit coupled between the first supply terminal and the first bus terminal, and a second switching circuit coupled between the second bus terminal and the second supply terminal. The first switching circuit includes a first transistor and a second transistor, and the second switching circuit includes a third transistor and a fourth transistor. Further, the transmitter circuit comprises control circuitry configured to generate first drive signals for the first transistor and the third transistor and second drive signals for the second transistor and the fourth transistor based on a transmit signal.

公开(公告)号：US20200050166A1

公开(公告)日：2020-02-13

申请号：US16536140

申请日：2019-08-08

Applicant: Infineon Technologies AG

Inventor： Thorsten Hinderer

IPC: G05B19/042 ,  G06F13/42 ,  G06F13/38 ,  G06F13/40

Abstract: The description that follows relates to a circuit having galvanic isolation. According to an exemplary embodiment, the circuit has a transmission circuit, coupled to a galvanically isolating device, that is designed to transmit a first signal via the galvanically isolating device. The circuit further has a first receiver circuit, coupled to the galvanically isolating device, that is designed to receive the transmitted first signal from the galvanically isolating device. A second receiver circuit coupled to the galvanically isolating device is designed to receive the transmitted first signal from the galvanically isolating device and to take the received first signal as a basis for generating a wake-up signal.

公开(公告)号：US12184249B2

公开(公告)日：2024-12-31

申请号：US17518141

申请日：2021-11-03

Applicant: Infineon Technologies AG

Inventor： Thorsten Hinderer ,  Andrei Negoita

IPC: H03F3/45 ,  H03F1/26 ,  H03F3/72

Abstract: A differential feedback circuit with an active noise cancelation technique using a dual input differential pair. In the differential feedback circuit, a feedback voltage and a reference voltage connect to a primary input pair. Sensed noise at the inputs is put to a secondary input pair of the differential amplifier, which is inverted with respect to the primary input pair. In other words, the reference voltage, which may be subject to noise, connects directly to one terminal of the secondary input pair and through a low-pass filter to another terminal of the secondary input pair so that the noise, which may be coupled to the differential feedback circuit, cancels at the output of the differential feedback circuit.

公开(公告)号：US20220123958A1

公开(公告)日：2022-04-21

申请号：US17468327

申请日：2021-09-07

Applicant: Infineon Technologies AG

Inventor： Jens Repp ,  Thorsten Hinderer ,  Maximilian Mangst ,  Eric Pihet

IPC: H04L12/40 ,  H03K17/687 ,  H03K5/01

Abstract: A transmitter circuit for a field bus driver includes a first bus terminal and a second bus terminal for connecting a first bus line and, respectively, a second bus line. The transmitter circuit further includes a first supply terminal for receiving a supply voltage and second supply terminal for receiving a reference voltage, a first switching circuit coupled between the first supply terminal and the first bus terminal, and a second switching circuit coupled between the second bus terminal and the second supply terminal. The first switching circuit includes a first transistor and a second transistor, and the second switching circuit includes a third transistor and a fourth transistor. Further, the transmitter circuit comprises control circuitry configured to generate first drive signals for the first transistor and the third transistor and second drive signals for the second transistor and the fourth transistor based on a transmit signal.

公开(公告)号：US10921769B2

公开(公告)日：2021-02-16

申请号：US16536140

申请日：2019-08-08

Applicant: Infineon Technologies AG

Inventor： Thorsten Hinderer

IPC: G05B19/042 ,  G06F13/42 ,  G06F13/40 ,  G06F13/38 ,  H04L25/02

Abstract: The description that follows relates to a circuit having galvanic isolation. According to an exemplary embodiment, the circuit has a transmission circuit, coupled to a galvanically isolating device, that is designed to transmit a first signal via the galvanically isolating device. The circuit further has a first receiver circuit, coupled to the galvanically isolating device, that is designed to receive the transmitted first signal from the galvanically isolating device. A second receiver circuit coupled to the galvanically isolating device is designed to receive the transmitted first signal from the galvanically isolating device and to take the received first signal as a basis for generating a wake-up signal.

公开(公告)号：US10728064B2

公开(公告)日：2020-07-28

申请号：US16296042

申请日：2019-03-07

Applicant: Infineon Technologies AG

Inventor： Maximilian Mangst ,  Eric Pihet ,  Thorsten Hinderer

IPC: H04L25/49 ,  H04L7/04 ,  H04L25/02 ,  H04L25/493

Abstract: A method for a bus interface circuit is described. According to one exemplary embodiment, the method comprises coding a first data stream by assigning first symbols to falling and rising edges of the first data stream, and coding a further data stream by assigning second symbols to the edges or levels of said further data stream. A symbol sequence is constructed from the first symbols and second symbols, wherein said symbol sequence is constructed in such a manner that the first symbols are always delayed by the same value relative to the associated edges of the first data stream. The method also comprises transmitting the symbol sequence via a galvanically isolating component, and decoding the symbol sequence transmitted via the galvanically isolating component in order to reconstruct the first data stream and the further data stream.

公开(公告)号：US10592456B2

公开(公告)日：2020-03-17

申请号：US16052371

申请日：2018-08-01

Applicant: Infineon Technologies AG

Inventor： Thorsten Hinderer ,  David Astrom ,  Eric Pihet

IPC: G06F13/20 ,  G06F13/40 ,  G06F1/26 ,  G06F1/3296 ,  G06F13/42

Abstract: Systems, devices, methods, and techniques for bus receivers operable to provide a data output corresponding to a voltage differential provided on a two-conductor data bus. In one example, a bus receiver comprises a four-quadrant input circuit and a gain stage coupled to the four-quadrant input circuit. In various examples, the four-quadrant input circuit is operable to provide common mode current compensation based on a common mode voltage present on the two-conductor data bus.

公开(公告)号：US20190288886A1

公开(公告)日：2019-09-19

申请号：US16296042

申请日：2019-03-07

Applicant: Infineon Technologies AG

Inventor： Maximilian Mangst ,  Eric Pihet ,  Thorsten Hinderer

IPC: H04L25/49 ,  H04L25/02 ,  H04L7/04

Abstract: A method for a bus interface circuit is described. According to one exemplary embodiment, the method comprises coding a first data stream by assigning first symbols to falling and rising edges of the first data stream, and coding a further data stream by assigning second symbols to the edges or levels of said further data stream. A symbol sequence is constructed from the first symbols and second symbols, wherein said symbol sequence is constructed in such a manner that the first symbols are always delayed by the same value relative to the associated edges of the first data stream. The method also comprises transmitting the symbol sequence via a galvanically isolating component, and decoding the symbol sequence transmitted via the galvanically isolating component in order to reconstruct the first data stream and the further data stream.

公开(公告)号：US10971488B2

公开(公告)日：2021-04-06

申请号：US15890102

申请日：2018-02-06

Applicant: Infineon Technologies AG

Inventor： Ulrich Glaser ,  Thorsten Hinderer

IPC: H02H9/00 ,  H01L27/02 ,  H01L23/60 ,  H02H9/04

Abstract: A circuit includes electrostatic discharge (ESD) protection circuitry, triggering circuitry, transient detection circuitry, and deactivation circuitry. The ESD protection circuitry is coupled between a first rail and a second rail. The triggering circuitry is configured to generate an ESD activation signal when a voltage across the first rail and the second rail exceeds a voltage threshold. The ESD protection circuitry is configured to activate based on the ESD activation signal. The transient detection circuitry is configured to generate a deactivation signal when the voltage across the first rail and the second rail comprises a voltage change over time that is less than a transient threshold. The deactivation circuitry is configured to deactivate the triggering circuitry based on the deactivation signal.

公开(公告)号：US20200343166A1

公开(公告)日：2020-10-29

申请号：US16394557

申请日：2019-04-25

Applicant: Infineon Technologies AG

Inventor： Eric Lopez Bonifacio ,  Thorsten Hinderer ,  Fortunato Lopez ,  Norliza Morban

IPC: H01L23/495 ,  H01L23/31 ,  H01L25/065 ,  H01L25/18 ,  H01L25/00 ,  H01L23/00 ,  H01L21/56

Abstract: A lead frame includes a first die paddle, a second die paddle, a first lead, a second lead, and a third lead. The first lead is coupled to a first side of the first die paddle. The second lead is coupled to a second side of the first die paddle opposite to the first side of the first die paddle. The third lead is coupled to a first side of the second die paddle. At least one of the first lead, the second lead, and the third lead is coupled to the corresponding die paddle via a zigzag shaped tie bar.