-
1.发明申请Power saving methods and apparatus to selectively enable cache bits based on known processor state 有权省电方法和装置，用于基于已知的处理器状态选择性地启用高速缓存位公开(公告)号：US20060200686A1
公开(公告)日：2006-09-07
申请号：US11073284
申请日：2005-03-04
IPC分类号： G06F1/26
CPC分类号： G06F9/382 , G06F9/30152 , G06F9/3816 , G06F12/0875 , Y02D10/13
摘要： A processor capable of fetching and executing variable length instructions is described having instructions of at least two lengths. The processor operates in multiple modes. One of the modes restricts instructions that can be fetched and executed to the longer length instructions. An instruction cache is used for storing variable length instructions and their associated predecode bit fields in an instruction cache line and storing the instruction address and processor operating mode state information at the time of the fetch in a tag line. The processor operating mode state information indicates the program specified mode of operation of the processor. The processor fetches instructions from the instruction cache for execution. As a result of an instruction fetch operation, the instruction cache may selectively enable the writing of predecode bit fields in the instruction cache and may selectively enable the reading of predecode bit fields stored in the instruction cache based on the processor state at the time of the fetch.
摘要翻译： 描述具有至少两个长度的指令的能够获取和执行可变长度指令的处理器。 处理器以多种模式运行。 其中一种模式限制了可以获取并执行到较长长度指令的指令。 指令高速缓存用于在指令高速缓存行中存储可变长度指令及其相关联的预解码位字段，并且在获取标签行时存储指令地址和处理器操作模式状态信息。 处理器操作模式状态信息指示处理器的程序指定的操作模式。 处理器从指令缓存器中获取指令以执行。 作为指令提取操作的结果，指令高速缓存可以选择性地启用指令高速缓存中的预解码位字段的写入，并且可以基于处理器状态来选择性地启用存储在指令高速缓存中的预解码位字段的读取 取。
-
公开(公告)号：US20060294346A1
公开(公告)日：2006-12-28
申请号：US11165268
申请日：2005-06-22
IPC分类号： G06F15/00
CPC分类号： G06F9/3842 , G06F9/30054 , G06F9/3806 , G06F9/3861
摘要： In one or more embodiments, a processor includes a link return stack circuit used for storing branch return addresses, wherein a link return stack controller is configured to determine that one or more entries in the link return stack are invalid as being dependent on a mispredicted branch, and to reset the link return stack to a valid remaining entry, if any. In this manner, branch mispredictions cause dependent entries in the link return stack to be flushed from the link return stack, or otherwise invalidated, while preserving the remaining valid entries, if any, in the link return stack. In at least one embodiment, a branch information queue used for tracking predicted branches is configured to store a marker indicating whether a predicted branch has an associated entry in the link return stack, and it may store an index value identifying the specific, corresponding entry in the link return stack.
摘要翻译： 在一个或多个实施例中，处理器包括用于存储分支返回地址的链路返回堆栈电路，其中，链路返回栈控制器被配置为确定链路返回栈中的一个或多个条目是无效的，这取决于错误预测的分支 ，并将链接返回堆栈重置为有效的剩余条目（如果有）。 以这种方式，分支错误预测会导致链接返回堆栈中的相关条目从链接返回堆栈刷新，否则无效，同时保留链接返回堆栈中的剩余有效条目（如果有的话）。 在至少一个实施例中，用于跟踪预测分支的分支信息队列被配置为存储指示预测分支是否具有链接返回栈中的相关联条目的标记，并且其可以存储标识特定相应条目的索引值 链接返回堆栈。
-
公开(公告)号：US20060277397A1
公开(公告)日：2006-12-07
申请号：US11144206
申请日：2005-06-02
IPC分类号： G06F9/44
CPC分类号： G06F9/3844
摘要： A microprocessor includes two branch history tables, and is configured to use a first one of the branch history tables for predicting branch instructions that are hits in a branch target cache, and to use a second one of the branch history tables for predicting branch instructions that are misses in the branch target cache. As such, the first branch history table is configured to have an access speed matched to that of the branch target cache, so that its prediction information is timely available relative to branch target cache hit detection, which may happen early in the microprocessor's instruction pipeline. The second branch history table thus need only be as fast as is required for providing timely prediction information in association with recognizing branch target cache misses as branch instructions, such as at the instruction decode stage(s) of the instruction pipeline.
摘要翻译： 微处理器包括两个分支历史表，并且被配置为使用第一个分支历史表来预测分支目标高速缓存中的命中的分支指令，并且使用第二个分支历史表来预测分支指令， 在分支目标缓存中丢失。 因此，第一分支历史表被配置为具有与分支目标高速缓存的访问速度匹配的访问速度，使得其预测信息相对于可能在微处理器的指令流水线的早期发生的分支目标高速缓存命中检测而及时可用。 因此，第二分支历史表仅需要与将识别分支目标高速缓存未命中作为分支指令（例如在指令流水线的指令解码阶段）相关联地提供及时的预测信息所需的速度。
-
公开(公告)号：US20060236078A1
公开(公告)日：2006-10-19
申请号：US11106803
申请日：2005-04-14
申请人： Thomas Sartorius , James Dieffenderfer , Jeffrey Bridges , Kenneth Dockser , Michael McIlvaine , Rodney Smith
发明人： Thomas Sartorius , James Dieffenderfer , Jeffrey Bridges , Kenneth Dockser , Michael McIlvaine , Rodney Smith
IPC分类号： G06F9/44
CPC分类号： G06F9/30072 , G06F9/3826 , G06F9/3838 , G06F9/384
摘要： A conditional instruction architected to receive one or more operands as inputs, to output to a target the result of an operation performed on the operands if a condition is satisfied, and to not provide an output if the condition is not satisfied, is executed so that it unconditionally provides an output to the target. The conditional instruction obtains the prior value of the target (that is, the value produced by the most recent instruction preceding the conditional instruction that updated that target). The condition is evaluated. If the condition is satisfied, an operation is performed and the result of the operation output to the target. If the condition is not satisfied, the prior value is output to the target. Subsequent instructions may rely on the target as an operand source (whether written to a register or forwarded to the instruction), prior to the condition evaluation.
-
5.发明申请Branch target address cache storing two or more branch target addresses per index 审中-公开分支目标地址缓存，每个索引存储两个或更多个分支目标地址公开(公告)号：US20060218385A1
公开(公告)日：2006-09-28
申请号：US11089072
申请日：2005-03-23
IPC分类号： G06F9/00
CPC分类号： G06F9/3806 , G06F9/3848
摘要： A Branch Target Address Cache (BTAC) stores at least two branch target addresses in each cache line. The BTAC is indexed by a truncated branch instruction address. An offset obtained from a branch prediction offset table determines which of the branch target addresses is taken as the predicted branch target address. The offset table may be indexed in several ways, including by a branch history, by a hash of a branch history and part of the branch instruction address, by a gshare value, randomly, in a round-robin order, or other methods.
摘要翻译： 分支目标地址缓存（BTAC）在每个高速缓存行中存储至少两个分支目标地址。 BTAC由截断的分支指令地址索引。 从分支预测偏移表获得的偏移确定哪个分支目标地址被采用为预测分支目标地址。 偏移表可以通过分支历史，分支历史和部分分支指令地址的散列，以循环次序或其他方法随机的gshare值被索引。
-
公开(公告)号：US20070204087A1
公开(公告)日：2007-08-30
申请号：US11361402
申请日：2006-02-24
申请人： Michael Birenbach , Gregory Brookshire , James Dieffenderfer , Stephen Geist , Richard Moore , Thomas Sartorius , Rodney Smith
发明人： Michael Birenbach , Gregory Brookshire , James Dieffenderfer , Stephen Geist , Richard Moore , Thomas Sartorius , Rodney Smith
IPC分类号： G06F13/26
CPC分类号： G06F9/4812
摘要： A processor provides two-level interrupt servicing. In one embodiment, the processor comprises a storage device and an interrupt handler. The storage device is configured to store an interrupt identifier corresponding to an interrupt request. The interrupt handler is configured to recognize the interrupt request, initiate a common interrupt service routine responsive to recognizing the interrupt request and subsequently initiate an interrupt service routine corresponding to the stored interrupt identifier.
摘要翻译： 处理器提供两级中断服务。 在一个实施例中，处理器包括存储设备和中断处理程序。 存储装置被配置为存储对应于中断请求的中断标识符。 中断处理程序被配置为识别中断请求，响应于识别中断请求并且随后发起与存储的中断标识符相对应的中断服务程序，启动公共中断服务程序。
-
公开(公告)号：US20070067574A1
公开(公告)日：2007-03-22
申请号：US11233575
申请日：2005-09-21
申请人： Brian Stempel , James Dieffenderfer , Jeffrey Bridges , Thomas Sartorius , Rodney Smith , Robert Clancy , Victor Augsburg
发明人： Brian Stempel , James Dieffenderfer , Jeffrey Bridges , Thomas Sartorius , Rodney Smith , Robert Clancy , Victor Augsburg
IPC分类号： G06F12/00
CPC分类号： G06F12/126
摘要： A method of managing cache partitions provides a first pointer for higher priority writes and a second pointer for lower priority writes, and uses the first pointer to delimit the lower priority writes. For example, locked writes have greater priority than unlocked writes, and a first pointer may be used for locked writes, and a second pointer may be used for unlocked writes. The first pointer is advanced responsive to making locked writes, and its advancement thus defines a locked region and an unlocked region. The second pointer is advanced responsive to making unlocked writes. The second pointer also is advanced (or retreated) as needed to prevent it from pointing to locations already traversed by the first pointer. Thus, the pointer delimits the unlocked region and allows the locked region to grow at the expense of the unlocked region.
摘要翻译： 管理高速缓存分区的方法提供用于较高优先级写入的第一指针和用于较低优先级写入的第二指针，并且使用第一指针来划分较低优先级的写入。 例如，锁定的写入具有比解锁的写入更高的优先级，并且第一指针可以用于锁定的写入，并且第二指针可以用于解锁的写入。 响应于锁定写入，第一指针是高级的，并且其进步因此定义了锁定区域和解锁区域。 响应于解锁写入，第二个指针是高级的。 第二个指针也根据需要进行高级（或撤销），以防止它指向已经被第一个指针所遍历的位置。 因此，指针限定未锁定区域，并允许锁定区域以解锁区域为代价而增长。
-
公开(公告)号：US20070028050A1
公开(公告)日：2007-02-01
申请号：US11193547
申请日：2005-07-29
IPC分类号： G06F12/00
CPC分类号： G06F9/30149 , G06F9/3816 , G06F9/382
摘要： A fixed number of variable-length instructions are stored in each line of an instruction cache. The variable-length instructions are aligned along predetermined boundaries. Since the length of each instruction in the line, and hence the span of memory the instructions occupy, is not known, the address of the next following instruction is calculated and stored with the cache line. Ascertaining the instruction boundaries, aligning the instructions, and calculating the next fetch address are performed in a predecoder prior to placing the instructions in the cache.
摘要翻译： 固定数量的可变长度指令存储在指令高速缓存的每一行中。 可变长度指令沿预定边界排列。 由于行中的每条指令的长度以及指令占用的存储器的跨度是未知的，所以下一个跟随指令的地址被计算并与高速缓存行一起存储。 在将指令置于高速缓存之前，确定指令边界，对准指令并计算下一个提取地址在预解码器中执行。
-
公开(公告)号：US20060200655A1
公开(公告)日：2006-09-07
申请号：US11073283
申请日：2005-03-04
IPC分类号： G06F9/00
CPC分类号： G06F12/1063 , G06F9/321 , G06F9/3806 , G06F9/3844 , G06F12/0862 , G06F12/0875 , G06F2212/6028
摘要： A pipelined processor comprises an instruction cache (iCache), a branch target address cache (BTAC), and processing stages, including a stage to fetch from the iCache and the BTAC. To compensate for the number of cycles needed to fetch a branch target address from the BTAC, the fetch from the BTAC leads the fetch of a branch instruction from the iCache by an amount related to the cycles needed to fetch from the BTAC. Disclosed examples either decrement a write address of the BTAC or increment a fetch address of the BTAC, by an amount essentially corresponding to one less than the cycles needed for a BTAC fetch.
摘要翻译： 流水线处理器包括指令高速缓存（iCache），分支目标地址缓存（BTAC）和处理阶段，包括从iCache和BTAC获取的阶段。 为了补偿从BTAC获取分支目标地址所需的周期数，从BTAC的提取导致从iCache获取分支指令与从BTAC获取所需的周期相关的量。 所公开的示例可以减少BTAC的写入地址或增加BTAC的获取地址，其量基本上对应于比BTAC提取所需的周期少一个量。
-
公开(公告)号：US20060174090A1
公开(公告)日：2006-08-03
申请号：US11050932
申请日：2005-02-03
申请人： Thomas Sartorius , Victor Augsburg , James Dieffenderfer , Jeffrey Bridges , Michael McIlvaine , Rodney Smith
发明人： Thomas Sartorius , Victor Augsburg , James Dieffenderfer , Jeffrey Bridges , Michael McIlvaine , Rodney Smith
IPC分类号： G06F9/30
CPC分类号： G06F9/3844 , G06F9/3804
摘要： A processor includes a conditional branch instruction prediction mechanism that generates weighted branch prediction values. For weakly weighted predictions, which tend to be less accurate than strongly weighted predictions, the power associating with speculatively filling and subsequently flushing the cache is saved by halting instruction prefetching. Instruction fetching continues when the branch condition is evaluated in the pipeline and the actual next address is known. Alternatively, prefetching may continue out of a cache. To avoid displacing good cache data with instructions prefetched based on a mispredicted branch, prefetching may be halted in response to a weakly weighted prediction in the event of a cache miss.
-
-
-
-
-
-
-
-
-
搜索结果
48 条记录 (耗时 0.02 秒)
