-
公开(公告)号：US10257076B2
公开(公告)日：2019-04-09
申请号：US15132663
申请日：2016-04-19
Inventor： Sungju Han , Jinho Lee , Kiyoung Choi , Woong Seo
IPC: H04L12/44 , H04L12/733 , H04L12/741 , H04L12/727 , H04L12/947 , H04L12/54 , H04L12/933
Abstract: Provided is a multi network and method to transmit packets. The multi network includes a mesh network, a tree network, and a network interface connected to the mesh network and the tree network and configured to transmit, through the mesh network and the tree network, a packet generated by a processing unit, of a processing system having plural processing units, at a starting point to a destination point for another processing unit of the processing system and configured to selectively inject the packet into one of the mesh network and the tree network to transmit the packet to the other processing unit.
-
公开(公告)号：US11301209B2
公开(公告)日：2022-04-12
申请号：US16843199
申请日：2020-04-08
Inventor： Seungwon Lee , Namhyung Kim , Hanmin Park , Kiyoung Choi
Abstract: A processor-implemented method of processing neural network data includes: setting first limit data by performing a first operation based on first input data and weight data generated from weights included in a filter; comparing the first limit data with an intermediate result of a second operation performed based on second input data and the weight data; and determining whether to perform a subsequent second operation based on a result of the comparing.
-
公开(公告)号：US20170250695A1
公开(公告)日：2017-08-31
申请号：US15443060
申请日：2017-02-27
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor： Sangheon Lee , Jaehyun Kim , Kiyoung Choi , Soojung Ryu
Abstract: In a method and device to align phases of a first clock signal and a second clock signal, include a phase detector, a delay generator, and a controller. The phase detector is configured to generate a preceding signal and a succeeding signal with respect to the first clock signal to detect a relationship between phases of the first clock signal and the second clock signal. The delay generator is configured to delay the first clock signal when the second clock signal falls behind the succeeding signal with respect to the first clock signal. The controller is configured to determine whether the phases of the first clock signal and the second clock signal are aligned with each other according to the relationship detected by the phase detector.
-
公开(公告)号：US11630997B2
公开(公告)日：2023-04-18
申请号：US16255311
申请日：2019-01-23
Inventor： Seungwon Lee , Dongwoo Lee , Kiyoung Choi , Sungbum Kang
Abstract: A processor-implemented data processing method includes encoding a plurality of weights of a filter of a neural network using an inverted two's complement fixed-point format; generating weight data based on values of the encoded weights corresponding to same filter positions of a plurality of filters; and performing an operation on the weight data and input activation data using a bit-serial scheme to control when to perform an activation function with respect to the weight data and input activation data.
-
公开(公告)号：US10860323B2
公开(公告)日：2020-12-08
申请号：US15768254
申请日：2016-06-10
Applicant: Samsung Electronics Co., Ltd.
Inventor： Kiyoung Choi , Jun-whan Ahn , Sung-joo Yoo
IPC: G06F12/00 , G06F9/35 , G06F9/52 , G06F15/78 , G06F9/30 , G06F12/0811 , G06F12/0817 , G06F12/1027
Abstract: Provided is a method and apparatus for processing instructions using a processing-in-memory (PIM). A PIM management apparatus includes: a PIM directory comprising a reader-writer lock regarding a memory address that an instruction accesses; and a locality tracer configured to figure out locality regarding the memory address that the instruction accesses and determine whether or not an object that executes the instruction is a PIM.
-
Patent Agency Ranking
公开(公告)号：US10255182B2
公开(公告)日：2019-04-09
申请号：US15019368
申请日：2016-02-09
Applicant: Samsung Electronics Co., Ltd.
Inventor： Namhyung Kim , Junwhan Ahn , Kiyoung Choi , Woong Seo
IPC: G06F12/00 , G06F12/0811 , G06F12/0862
Abstract: A method of managing a cache includes storing first data of an upper level cache in a lower level cache, predicting a reuse distance level of second data having a same signature as the first data based on access information about the first data, and storing the second data in one of the lower level cache and a main memory based on the predicted reuse distance level of the second data.
-
7.发明授权公开(公告)号：US12205012B2
公开(公告)日：2025-01-21
申请号：US16550498
申请日：2019-08-26
Inventor： Seungwon Lee , Hanmin Park , Gunhee Lee , Namhyung Kim , Joonsang Yu , Kiyoung Choi
Abstract: A method of accelerating a training process of a neural network includes acquiring activations used in the training process and a bit-vector corresponding to the activations, selecting activations requiring an operation from among the acquired activations by using the bit-vector, and performing backward propagation using the selected activations and filters corresponding to the selected activations.
-
公开(公告)号：US11880768B2
公开(公告)日：2024-01-23
申请号：US18115978
申请日：2023-03-01
Inventor： Seungwon Lee , Dongwoo Lee , Kiyoung Choi , Sungbum Kang
CPC classification number: G06N3/08 , G06F5/01 , G06F7/49942 , G06F7/5443 , G06N3/04 , G06F2207/4824
Abstract: A processor-implemented data processing method includes encoding a plurality of weights of a filter of a neural network using an inverted two's complement fixed-point format; generating weight data based on values of the encoded weights corresponding to same filter positions of a plurality of filters; and performing an operation on the weight data and input activation data using a bit-serial scheme to control when to perform an activation function with respect to the weight data and input activation data.
-
9.发明授权公开(公告)号：US11861504B2
公开(公告)日：2024-01-02
申请号：US16830480
申请日：2020-03-26
Inventor： Donghyun Lee , Euntae Choi , Kyungmi Lee , Kiyoung Choi
Abstract: A method of performing a class incremental learning in a neural network apparatus, the method including training an autoencoder using first input embeddings with respect to a first class group, calculating a contribution value of each of parameters of the autoencoder and calculating a representative value with respect to each of at least one first class included in the first class group in the training of the autoencoder, retraining the autoencoder using second input embeddings with respect to a second class group, and updating the contribution value of the each of the parameters and calculating a representative value with respect to each of at least one second class included in the second class group in the retraining the autoencoder.
-
公开(公告)号：US10990589B2
公开(公告)日：2021-04-27
申请号：US15672800
申请日：2017-08-09
Applicant: Samsung Electronics Co., Ltd.
Inventor： Junwhan Ahn , Sungjoo Yoo , Kiyoung Choi
IPC: G06F16/242 , G06F12/0886 , G06F12/0846 , G06F16/2455 , G06F16/245 , G06F12/06
Abstract: A computing apparatus may process an operation. The computing apparatus may output information regarding an aggregation operation and an operand corresponding to a variable stored in a memory, store information regarding an operator and the aggregation operands regarding the aggregation operation, perform a first partial operation with respect to the aggregation operands and store a result value of the first partial operation, and process the aggregation operation based on storing the variable, performing a second partial operation with respect to the result value of the first partial operation stored in the cache and the operand corresponding to the variable, and storing a result value of the second partial operation.
-
-
-
-
-
-
-
-
-
Search Results
12
records
(took 0.016 seconds)
