-
公开(公告)号:US09690569B1
公开(公告)日:2017-06-27
申请号:US15090865
申请日:2016-04-05
Applicant: Mitac Computing Technology Corporation
Inventor: Yi-Yuan Yeh
Abstract: A method of updating firmware of a server rack system includes: receiving, by a rack management controller (RMC), a firmware updating program; broadcasting, by the RMC, an update notification to a rack back plate (RBP); after receiving the update notification, transmitting one by one, by the RBP, request messages which are associated with respective ones of sections of the firmware updating program to the RMC; responding, by the RMC, to each of the request messages by transmitting the respective one of the sections to the RBP; and after receiving the sections of the firmware updating program, recovering, by the RBP, the firmware updating program at least from the complete sections for subsequent firmware update.
-
公开(公告)号:US20170116587A1
公开(公告)日:2017-04-27
申请号:US14921887
申请日:2015-10-23
Applicant: MiTAC Computing Technology Corporation
Inventor: Yi-Ying Chen
Abstract: A vending machine is configured to sell a variety of products to a consumer. The vending machine includes an output unit, an eye tracking unit which is used to measure a point of gaze of the consumer for generation of a measured output, and a control unit which is coupled electrically to the output unit and the eye tracking unit, and which controls, according to the measured output generated by the eye tracking unit, the output unit to output information associated with the variety of products.
-
公开(公告)号:US20240353908A1
公开(公告)日:2024-10-24
申请号:US18617254
申请日:2024-03-26
Applicant: Mitac Computing Technology Corporation
Inventor: Lung-Chiao CHANG , Fu-Chieh CHANG , Ming-Shou SHEN
Abstract: A power management method is adapted for a computer system that includes a CPU, a control unit, a BIOS and multiple PSUs. When one PSU operates abnormally, it sends an alert signal that is in an alert state to the control unit, and the control unit causes the CPU to operate under a predefined lowest power consumption limit. The control unit computes an updated power consumption limit, and notifies the BIOS to write the updated power consumption limit into a model-specific register of the CPU, so as to make the CPU operate under the updated power consumption limit.
-
104.
公开(公告)号:US12061565B2
公开(公告)日:2024-08-13
申请号:US18184506
申请日:2023-03-15
Applicant: Mitac Computing Technology Corporation
Inventor: Chih-Wei Lee
CPC classification number: G06F13/409 , G06F1/185
Abstract: A method for reading information from multiple riser cards is implemented by a BMC module that includes an SMBus controller, where the riser cards are electrically connected to the SMBus controller. The method includes steps of: accessing a lookup table and a plurality of bus addresses; scanning a target address for communicating with a target card; determining whether a slave address has been received from the target card; when the BMC module determines that the slave address has been received from the target card, reading a memory of the target card according to a target reading spec to obtain identification information; determining whether the identification information conforms to an FRU header format; and when the BMC module determines that the identification information conforms to the FRU header format, reading the memory of the target card to obtain FRU information.
-
公开(公告)号:US12056357B2
公开(公告)日:2024-08-06
申请号:US18166998
申请日:2023-02-09
Applicant: MITAC COMPUTING TECHNOLOGY CORPORATION
Inventor: Yu-Shu Yeh
IPC: G06F3/06
CPC classification number: G06F3/061 , G06F3/0655 , G06F3/0679
Abstract: An HA system includes a first IOM having a first switch, a second IOM having a second switch, and a plurality of slot modules configured to be connected to a plurality of SSDs, respectively. Each of the slot modules has Port A′ configured to be connected to the first IOM and Port B′ configured to be connected to the second IOM. In response to detecting a connection of one of the SSDs to one of the slot modules, the first and second IOMs determine whether the SSD is a single-port type SSD. When it is determined that the SSD is a single-port type SSD, the first IOM controls the first switch to link up to said one of the slot modules and the second IOM controls the second switch to unlink said one of the slot modules.
-
公开(公告)号:US20240231835A9
公开(公告)日:2024-07-11
申请号:US18491325
申请日:2023-10-20
Applicant: MITAC COMPUTING TECHNOLOGY CORPORATION
Inventor: Hsin-I Lee
IPC: G06F9/4401
CPC classification number: G06F9/441
Abstract: A method of booting a computer is provided. The computer includes a processing unit, and a baseboard controlling unit storing a prioritized option of boot device and a prioritized type of boot hard disk. The method includes steps of: the processing unit sending a first query about the prioritized option of boot device to the baseboard controlling unit; in response to receiving the prioritized option of boot device from the baseboard controlling unit, when the processing unit determines that the prioritized option of boot device is hard disk, the processing unit sending a second query about the prioritized type of boot hard disk to the baseboard controlling unit; and in response to receiving the prioritized type of boot hard disk from the baseboard controlling unit, the processing unit booting the computer from a hard disk that corresponds to the prioritized type of boot hard disk.
-
公开(公告)号:US20240146501A1
公开(公告)日:2024-05-02
申请号:US18219870
申请日:2023-07-10
Applicant: MITAC COMPUTING TECHNOLOGY CORPORATION
Inventor: Yu-Yuan Chen , Po-Wei Chang , Chi-Hua Li
IPC: H04L7/033
CPC classification number: H04L7/0331
Abstract: A method of monitoring a clock signal of a server is provided. The server includes a phase-locked loop (PLL), a baseboard management controller (BMC), and a light emitting unit. The method includes steps of: A) the server executing a time synchronization service to obtain a synchronization mode that the PLL is operating in, where the synchronization mode is one of a free-run mode, a locked mode, and a holdover mode; B) the server updating the synchronization mode to the BMC when executing the time synchronization service; and C) the BMC storing the synchronization mode and controlling the light emitting unit to display in one of a plurality of displaying manners that corresponds to the synchronization mode.
-
公开(公告)号:US20240120928A1
公开(公告)日:2024-04-11
申请号:US18470790
申请日:2023-09-20
Applicant: MITAC COMPUTING TECHNOLOGY CORPORATION
Inventor: Chih-Ping KUO , Chi-Hua LI
IPC: H03L7/099
CPC classification number: H03L7/099
Abstract: A synchronizing system includes a phase-locked loop (PLL), first and second network controllers (NCs), a retimer and a processor. The PLL receives a local oscillator (LO) signal, generates and outputs a clock signal and a synchronizing signal. The retimer and the first and second NCs operate according to the clock signal. The first/second NC generates a first/second clock-event signal based on the synchronizing signal. The processor generates a first/second Precision Time Protocol (PTP) signal based on the first/second clock-event signal, and transmits the first/second PTP signal to the first/second NC. The second NC delivers the second PTP signal to first transceivers. The retimer performs retiming on the first PTP signal, and delivers the same to second transceivers. In a master mode, the PLL unit generates the synchronizing signal based on the LO signal and a reference time signal received from a global navigation satellite system (GNSS).
-
公开(公告)号:US11899419B2
公开(公告)日:2024-02-13
申请号:US17524384
申请日:2021-11-11
Applicant: MITAC COMPUTING TECHNOLOGY CORPORATION
Inventor: Heng-Chia Hsu , Chen-Yin Lin , Yu-Shu Yeh , Chien-Chung Wang , Chin-Hung Tan
IPC: G05B19/042
CPC classification number: G05B19/0426 , G05B2219/23027
Abstract: An integrated control management system includes an input output device. The input output device includes a database, a memory module, a first processing module, and a second processing module. The memory module receives and stores a plurality of integrated control commands, and one of the integrated control commands is generated based on a hardware control command for setting a hardware control transmitted by another input and output device. The first processing module reads the integrated control command from the memory module and obtains the hardware control data from the integrated control command. The first processing module updates the hardware control data to the database. The second processing module reads the database and updates the hardware control data stored in the database to another database in another input output device. The second processing module sets the hardware control based on the hardware control data stored in the database.
-
公开(公告)号:US11714630B2
公开(公告)日:2023-08-01
申请号:US17239283
申请日:2021-04-23
Applicant: MITAC COMPUTING TECHNOLOGY CORPORATION
Inventor: Hsin-Hao Chu
CPC classification number: G06F8/65 , G06F11/3058
Abstract: A method is provided for adding a sensor monitoring feature of a newly-added sensor to a system monitoring feature provided by a baseboard management controller (BMC). The BMC stores a BMC firmware that contains a main program, a sensor library and a sensor data record. The BMC updates the sensor library to a target sensor library that includes identification information of the additional sensor, and functions used to execute the sensor monitoring feature of the additional sensor. By executing the main program, the BMC loads the target sensor library, and adds the identification information of the additional sensor to the sensor data record.
-
-
-
-
-
-
-
-
-