中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6058 records (took 0.041 seconds)

    DISK ARRAY USING MULTIPLE ACTUATOR DRIVES WITH LOGICAL UNITS COUPLED TO ACTIVE AND PASSIVE SERVERS
    181.
    发明申请
    DISK ARRAY USING MULTIPLE ACTUATOR DRIVES WITH LOGICAL UNITS COUPLED TO ACTIVE AND PASSIVE SERVERS 有权

    公开(公告)号：US20210240386A1

    公开(公告)日：2021-08-05

    申请号：US16777988

    申请日：2020-01-31

    Applicant: Seagate Technology LLC

    Inventor： John Michael Bent ,  Ian Davies ,  Mohamad El-Batal ,  Ujjwal Lanjewar

    IPC: G06F3/06 ,  G06F11/20 ,  G11B33/04 ,  G11B5/53

    Abstract: Each disk drive in an array includes a housing that encloses a motor and at least one magnetic disk. The housing also encloses first and second actuators each with respective first and second heads that independently access the magnetic disk. The first actuator is mapped to a first logical unit and the second actuator is mapped to a second logical unit. A host interface of each disk drive facilitates access to the first and second logical units. A system includes a first storage controller attached to all of the first logical units as a first active server and attached to all of the second logical units as a first passive server. A second storage controller operates redundantly with the first storage controller. The second storage controller is attached to all of the second logical units as a second active server and attached to all of the first logical units as a second passive server.

    Methods of gene assembly and their use in DNA data storage
    184.
    发明授权
    Methods of gene assembly and their use in DNA data storage 有权

    公开(公告)号：US11066661B2

    公开(公告)日：2021-07-20

    申请号：US16856947

    申请日：2020-04-23

    Applicant: Seagate Technology LLC

    Inventor： Tim Rausch ,  Walter R Eppler ,  Gemma Mendonsa

    IPC: G16B50/30 ,  C12N15/10 ,  C40B60/14 ,  B01L3/00 ,  G06F12/02 ,  G11C13/02

    Abstract: A system for DNA gene assembly that utilizes a DNA symbol library and a DNA linker library. The symbol library has a number of DNA symbols each having a first overhanging end and a second overhanging end different than and non-complimentary to the first end, the first and second ends being the same nucleotides for each DNA symbol. The linker library has pairs of DNA linkers, a first linker of a pair having a first overhanging end and a second overhanging end and a second linker of the pair having a first overhanging end and a second overhanging end, the first end of the first linker being the same nucleotides for each first linker and the second end of the second linker being the same nucleotides for each second linker, wherein the second end of the first linker and the first end of the second linker have complementary nucleotides. The first linker joins to the first end of a DNA symbol and the second linker joins to the second end of another DNA symbol.

    Logical address remapping for direct write
    185.
    发明授权
    Logical address remapping for direct write 有权

    公开(公告)号：US11061595B2

    公开(公告)日：2021-07-13

    申请号：US16409088

    申请日：2019-05-10

    Applicant: Seagate Technology LLC

    Inventor： JinQuan Shen

    IPC: G06F3/06 ,  G06F13/40 ,  G06F12/10 ,  G06F12/1045 ,  G06F12/1036

    Abstract: A method of writing to a data storage drive having a first media partition having a first write speed and a second media partition having a second write speed slower than the first write speed includes mapping a plurality of logical block addresses (LBAs) to a plurality of physical block addresses (PBAs) of the first media partition, and writing to the plurality of LBAs mapped to the PBAs of the first media partition. It is determined whether the first media partition is at or above a predetermined storage level, and, when the first media partition is at or above the predetermined storage level, data is moved moving data from the first media partition to a plurality of PBAs in the second media partition, and mapping of LBAs and PBAs in the data storage device is updated.

    TRANSFORM DOMAIN ANALYTICS-BASED CHANNEL DESIGN
    186.
    发明申请
    TRANSFORM DOMAIN ANALYTICS-BASED CHANNEL DESIGN 有权

    公开(公告)号：US20210203342A1

    公开(公告)日：2021-07-01

    申请号：US17068218

    申请日：2020-10-12

    Applicant: Seagate Technology LLC

    Inventor： Mehmet Fatih Erden

    IPC: H03M1/10 ,  H03M1/06

    Abstract: Systems and methods are disclosed for improving data channel design by applying transform domain analytics to more reliably extract user data from a signal. In certain embodiments, an apparatus may comprise a channel circuit configured to receive an analog signal at an input of the channel circuit, and sample the analog signal to obtain a set of signal samples. The channel circuit may further apply a filter configured to perform transform domain analysis to the set of signal samples to generate a first subset of samples, the first subset including fewer transitions and having a higher signal to noise ratio (SNR) than the set of signal samples. The channel circuit may detect first bit transform domain representation values from the first subset, and determine channel bit values encoded in the analog signal based on the set of signal samples and using the first bit transform domain representation values detected from the first subset as side information.

    Efficient read and recovery with outer code
    189.
    发明授权
    Efficient read and recovery with outer code 有权

    公开(公告)号：US11042439B1

    公开(公告)日：2021-06-22

    申请号：US15345440

    申请日：2016-11-07

    Applicant: Seagate Technology LLC

    Inventor： Deepak Sridhara ,  Ara Patapoutian ,  Prafulla B Reddy

    IPC: G06F11/00 ,  G06F11/10 ,  H03M13/29 ,  H03M13/11 ,  H03M13/15 ,  H03M13/37

    Abstract: An apparatus may include a circuit configured to initialize a read operation to read one or more requested data segments of a respective data unit having a plurality of data segments. Based on a number of failed data segments of the requested data segments and an erasure capability of an outer code error correction scheme, the circuit may perform erasure recovery to recover the failed data segments. Based on the number of failed data segments, the erasure capability of the outer code error correction scheme, and a threshold value, the circuit may perform iterative outer code recovery to recover the failed data segments.

    Reordered data deduplication in storage devices
    190.
    发明授权
    Reordered data deduplication in storage devices 有权

    公开(公告)号：US11042316B1

    公开(公告)日：2021-06-22

    申请号：US16564866

    申请日：2019-09-09

    Applicant: Seagate Technology LLC

    Inventor： Hongmei Xie ,  AbdelHakim Alhussien ,  Sundararajan Sankaranarayanan ,  Alex Tang ,  Leonid Baryudin ,  Erich Franz Haratsch

    IPC: G06F3/06

    Abstract: A device may include a SSD having multiple storage units and a deduplication control circuit configured to determine whether selected data content to be stored is a duplicate of previous data content already in a first buffer of data buffered to be stored in a set of storage units. The deduplication circuit may be further configured to, based on a determination that the selected data content is a duplicate of first previous data content already buffered in the first buffer, instead of buffering another copy of the selected data content, buffer a first header including a first pointer that associates the first header with the first previous data content already buffered in the first buffer. The deduplication circuit may also be configured to reorder the first buffer such that individual data contents in the first buffer are grouped near headers associated with the individual data contents.

Patent Agency Ranking