High density DSX system
    11.
    发明申请
    High density DSX system 审中-公开
    高密度DSX系统

    公开(公告)号:US20070081659A1

    公开(公告)日:2007-04-12

    申请号:US11492707

    申请日:2006-07-25

    Abstract: A DSX system arranged to receive a plurality of high-density chassis is disclosed. The chassis include back planes having rear access IN/OUT fields and rear access cross-connect fields. The rear access fields are electrically connected to termination panels located in respective IN/OUT regions and cross-connect regions. Each of the regions includes cable management channels within which system cables are routed.

    Abstract translation: 公开了一种布置成接收多个高密度底盘的DSX系统。 底盘包括具有后访问IN / OUT字段和后访问交叉连接字段的后平面。 后访问区域电连接到位于相应的IN / OUT区域和交叉连接区域中的终端面板。 每个区域都包括电缆管理通道,系统电缆在其中布线。

    On-die impedance calibration
    12.
    发明申请
    On-die impedance calibration 失效
    片内阻抗校准

    公开(公告)号:US20070013395A1

    公开(公告)日:2007-01-18

    申请号:US11166825

    申请日:2005-06-24

    CPC classification number: G01R31/2853

    Abstract: One exemplary device has a plurality of leads with termination impedances, and a standard impedance. Among the termination impedances are master impedances arranged to be calibrated by comparison with the standard impedance and slave impedances arranged to be calibrated in accordance with an associated master impedance.

    Abstract translation: 一个示例性器件具有多个具有端接阻抗的引线和标准阻抗。 在终端阻抗中,主阻抗被布置为通过与根据相关联的主阻抗被校准的标准阻抗和从阻抗比较来校准。

    DATA ALIGNMENT SYSTEM AND METHOD FOR DOUBLE DATA RATE INPUT DATA STREAM
    16.
    发明申请
    DATA ALIGNMENT SYSTEM AND METHOD FOR DOUBLE DATA RATE INPUT DATA STREAM 审中-公开
    数据对齐系统和方法,用于双重数据速率输入数据流

    公开(公告)号:US20090323730A1

    公开(公告)日:2009-12-31

    申请号:US12105845

    申请日:2008-04-18

    CPC classification number: G06F13/4291 H04L25/14 H04L25/4904

    Abstract: Methods and apparatus are provided for a system for aligning data. The apparatus comprises a demultiplexing component adapted to bifurcate a DDR data stream into first and second SDR data streams, a sequence detection component coupled to the demultiplexing component and adapted to detect a pattern of sequential bit values in the first SDR data stream, and a data alignment component coupled to the demultiplexing component and to the sequence detection component, the data alignment component adapted to place the second SDR data stream in alignment with the pattern of sequential bit values in the first SDR data stream.

    Abstract translation: 为数据对齐的系统提供了方法和装置。 该装置包括:解复用部件,适于将DDR数据流分为第一和第二SDR数据流;序列检测部件,耦合到解复用部件,并适于检测第一SDR数据流中的连续位值的模式;以及数据 对齐分量耦合到解复用部件和序列检测部件,数据对准部件适于将第二SDR数据流与第一SDR数据流中的顺序位值的模式对准。

    DATA ALIGNMENT SYSTEM AND METHOD FOR DOUBLE DATA RATE INPUT DATA STREAM
    17.
    发明申请
    DATA ALIGNMENT SYSTEM AND METHOD FOR DOUBLE DATA RATE INPUT DATA STREAM 审中-公开
    数据对齐系统和方法,用于双重数据速率输入数据流

    公开(公告)号:US20090310626A1

    公开(公告)日:2009-12-17

    申请号:US12139278

    申请日:2008-06-13

    CPC classification number: G06F13/4278 H04L7/0338 H04L7/04

    Abstract: Methods and apparatus are provided for a system for aligning data. The apparatus comprises a data processing component adapted to produce a plurality of processed data streams delayed by a successively increasing number of clock cycles, a plurality of sequence detection components coupled to the data processing component, each of the plurality of sequence detection components adapted to inspect its input data stream for a predetermined sequence of bits, and a data selecting component adapted to receive the plurality of processed data streams, to select one of the plurality of processed data streams in response to receiving an indicator from a corresponding sequence detection component.

    Abstract translation: 为数据对齐的系统提供了方法和装置。 该装置包括一个数据处理部件,适用于产生延迟了连续增加的时钟周期数量的多个经处理数据流,耦合到数据处理部件的多个序列检测部件,多个序列检测部件中的每一个适于检查 其用于预定比特序列的输入数据流以及适于接收多个经处理的数据流的数据选择组件,以响应于从相应的序列检测组件接收到指示符来选择所述多个经处理的数据流中的一个。

Patent Agency Ranking