-
-
公开(公告)号：US20220224048A1
公开(公告)日：2022-07-14
申请号：US17614281
申请日：2020-05-27
IPC: H01R13/631 , B60L53/16
Abstract: A socket of an automatic coupler assembly is arranged for receiving a plug along a first direction. The socket includes a first means for limiting the movement of the plug in the first direction and a second means for blocking the movement of the plug in a second direction opposite to the first direction.
-
公开(公告)号：US20220223377A1
公开(公告)日：2022-07-14
申请号：US17604897
申请日：2020-04-21
IPC: H01J37/32
Abstract: Methods and devices for generating a voltage waveform at an output may include providing four DC voltages of different magnitudes. The first (V1) magnitude is higher than the third (V3) and fourth (V4) magnitude. The fourth DC voltage is coupled to the output followed by coupling the first DC voltage to the output, to bring an output voltage (VP) at the output to a high level. The first DC voltage is decoupled from the output, followed by coupling the third DC voltage to the output, to obtain a drop of the output voltage (VP). A ground potential (V0) is coupled to the output following coupling the third DC voltage and the second DC current (I2) is coupled to the output following coupling the ground potential, wherein the second DC current ramps down the output voltage (VP).
-
公开(公告)号：US11968784B2
公开(公告)日：2024-04-23
申请号：US17763511
申请日：2020-09-23
Inventor： Michel Alexander Hagenaar , Nilles Henricus Vrijsen , Roel Ten Have
CPC classification number: H05K1/181 , H01G2/065 , H05K1/0298 , H05K2201/09227 , H05K2201/09236 , H05K2201/10015
Abstract: Capacitor assembly, comprising a printed circuit board comprising a first conductive trace and a second conductive trace, and a first row of capacitors comprising a plurality of surface mounted capacitor elements. Each of the plurality of surface mounted capacitor elements comprises a pair of outer electrodes, one of the pair being mounted to the first conductive trace and defining a first junction, and the other one being mounted to the second conductive trace defining a second junction. The first junction and the second junction define a first capacitor longitudinal axis. The first conductive trace has a first current flow direction with a first oblique angle relative to the first capacitor longitudinal axis.
-
公开(公告)号：US11909363B2
公开(公告)日：2024-02-20
申请号：US17276561
申请日：2019-09-18
Inventor： Bart Gerardus Maria Van Ark
CPC classification number: H03F3/245 , G01R33/3614 , H01F19/04 , H01P5/10 , H03F3/195 , H03F2200/06 , H03F2200/451 , H03F2200/537
Abstract: A radiofrequency power amplifier includes a balun transformer and a plurality of power transistor pairs arranged in a push-pull configuration. The balun transformer has an unbalanced coil extending between a first single-ended signal terminal and a first reference, and a balanced coil extending between a first balanced signal terminal and a second balanced signal terminal. The balun transformer also includes an auxiliary coil electrically isolated from the unbalanced coil and the balanced coil. The auxiliary coil is inductively coupled to the unbalanced coil and extends between a third balanced signal terminal and a fourth balanced signal terminal forming a balanced combiner-divider. An output of a first one of the power transistor pairs is coupled to the first and second balanced signal terminals and an output of a second one of the power transistor pairs is coupled to the third and fourth balanced signal terminals.
-
Patent Agency Ranking
公开(公告)号：US11881792B2
公开(公告)日：2024-01-23
申请号：US17603238
申请日：2020-04-10
Inventor： Jordi Everts , Thomas Valentijn Gerrits
CPC classification number: H02M7/797 , B60L53/50 , H02M1/4216 , H02M3/158 , H02M1/0058
Abstract: An electrical converter for conversion between a three-phase AC signal and a DC signal may include a phase selector for connecting the three phase terminals to a first, a second, and a third intermediate node, a first buck circuit having a first switch-node terminal connected to the first DC terminal, and a second buck circuit having a second switch-node terminal connected to the second DC terminal. The first and second buck circuits convert a voltage at the first, second, and third intermediate node to a voltage between the first and second DC terminal. The first and second buck circuits are connected in series between the first and second intermediate node, and include at least one actively switchable device connected between the common node and the third intermediate node.
-
公开(公告)号：US20230260753A1
公开(公告)日：2023-08-17
申请号：US18005326
申请日：2021-07-06
Inventor： Jordi EVERTS , Noud SLAATS
IPC: H01J37/32
CPC classification number: H01J37/32128 , H01J37/32146 , H01J37/32174 , H01J37/321
Abstract: A voltage waveform generator includes a common node, a voltage waveform generation circuit and a current source. The voltage waveform generation circuit is operably connected to the common node and is configured to apply a voltage signal at the common node. The current source is operably connected to the common node and configured to apply a DC current at the common node. The current source has a first switch node connected to the common node through a first inductor, and a first power supply connected to the first switch node. The power supply includes at least two first voltage nodes, and the current source is operable to switch between the at least two first voltage nodes at the first switch node.
-
公开(公告)号：US20230245855A1
公开(公告)日：2023-08-03
申请号：US18005342
申请日：2021-07-06
Inventor： Jordi EVERTS , Noud SLAATS
CPC classification number: H01J37/32146 , H01J37/321 , H02M7/487 , H01J2237/334
Abstract: A voltage waveform generator for a plasma assisted processing apparatus includes a common node, a voltage supply circuit operable to switch between at least two voltage levels at a first switch node, a first inductor connected between the first switch node and the common node, and a control unit configured to operate the voltage supply circuit.
-
公开(公告)号：US20230223841A1
公开(公告)日：2023-07-13
申请号：US17997803
申请日：2021-05-03
Inventor： Jordi EVERTS , Nikolay MIHAYLOV
CPC classification number: H02M1/4233 , H02M1/36 , H02J7/007 , H02J2207/20
Abstract: An electrical three-phase AC-DC converter includes first and second converter stages and a controller. The first converter stage converts between three phase AC terminals and first and second intermediate nodes. The second converter stage has a boost circuit to convert between fourth and fifth intermediate nodes and first and second DC terminals. A link connects the first and second intermediate nodes to the fourth and fifth intermediate nodes. A phase selector selectively connects the three phase terminals to a third intermediate node and a current injection circuit connects the third intermediate node to the first and second DC terminals. In a mode, a current path through the third intermediate node is obtained acting parallel to a current path through the first intermediate node, through the second intermediate node, or through the first and the second intermediate nodes in alternation.
-
公开(公告)号：US12184200B2
公开(公告)日：2024-12-31
申请号：US17997728
申请日：2021-05-03
Inventor： Jordi Everts , Noud Slaats
Abstract: An electrical converter includes first and second converter stages, an output filter, and a controller having a first mode for converting a three-phase AC signal into a DC signal. The first converter stage has a three-phase bridge rectifier connecting three phase terminals to an upper intermediate node and a lower intermediate node, and a phase selector having first switches connecting the terminals to a middle intermediate node. The second converter stage includes a switch node connected to the middle intermediate node and a pair of second switches connecting the switch node to one of the DC terminals. In a second mode, the first switches are operated while keeping the upper or lower intermediate node disconnected from all the phase terminals to allow a current to flow between the middle intermediate node and the output filter, allowing for stepwise increasing a voltage across the DC terminals during start-up.
-
-
-
-
-
-
-
-
-
Search Results
34
records
(took 0.015 seconds)
