-
公开(公告)号:US11189680B2
公开(公告)日:2021-11-30
申请号:US16298924
申请日:2019-03-11
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Keon Woo Kim , Ji Hyun Ka , Tae Hoon Kwon , Ho Kyoon Kwon , Min Ku Lee , Zail Lhee , Jin Tae Jeong , Seung Ji Cha , Byung Du Ahn , Jeong Ho Lee
IPC: H01L27/32 , H01L51/00 , G09G3/3233 , H01L27/12
Abstract: A display device includes a substrate including a first pixel region, a second pixel region having an area smaller than that of the first pixel region, and a peripheral region surrounding the first pixel region and the second pixel region, a second pixel provided in the second pixel region, a second line connected to the second pixel, an extension line extended to the peripheral region, a dummy part located in the peripheral region to overlap with the extension line, a power line connected to the first and second pixel regions, and a connection line located in the peripheral region to be connected to the dummy part, the connection line being electrically connected to a portion of the second pixel region, wherein the second pixel region includes a first sub-pixel region connected to the connection line and a second sub-pixel region except the first sub-pixel region.
-
公开(公告)号:US11189204B2
公开(公告)日:2021-11-30
申请号:US16885995
申请日:2020-05-28
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Seung-Kyu Lee , Tae Hoon Kwon , Ji-Hyun Ka , Won Kyu Kwak , Dong Soo Kim , Han-Sung Bae , Hey Jin Shin , Seung Ji Cha
IPC: G09G3/00
Abstract: A display device includes a peripheral area around a display area, a plurality of pixels in the display area, and a plurality of signal lines connected to the pixels. The signal lines include a plurality of data lines connected to the pixels, a crack detection line connected to first data lines among the data lines through a first transistor, and a control line connected to a gate of the first transistor. The crack detection line is in the peripheral area.
-
公开(公告)号:US11100856B2
公开(公告)日:2021-08-24
申请号:US16840689
申请日:2020-04-06
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Seung Kyu Lee , Seung Ji Cha , Ji Hyun Ka , Tae Hoon Kwon , Min Ku Lee , Jin Tae Jeong
IPC: G09G3/3233 , G09G3/3266 , G09G3/3275 , G09G3/3225 , G09G3/3208
Abstract: A stage including: an output circuit to supply a voltage of a first power source or a second power source to an output terminal based on voltages of a first node and a second node; and a stabilizer circuit connected to the first power source and the first node to maintain the voltage of the second node when the voltage of the first power source is to be output to the output terminal, the output circuit and the stabilizer circuit being commonly connected to a first electrode and a second electrode of a capacitor.
-
公开(公告)号:US11024258B2
公开(公告)日:2021-06-01
申请号:US15587192
申请日:2017-05-04
Applicant: Samsung Display Co., Ltd.
Inventor: Jin Tae Jeong , Tae Hoon Kwon , Min Ku Lee , Ji Hyun Ka , Seung Kyu Lee , Seung Ji Cha
IPC: G09G5/10 , G09G3/3266 , G09G3/3283 , G09G3/36
Abstract: The present disclosure relates to a display device including first pixels disposed in a first pixel area, and connected to first scan lines; second pixels disposed in a second pixel area, and connected to second scan lines; a timing controller configured to supply a first clock signal and a second clock signal to a first clock line and a second clock line, respectively; a first scan driver configured to receive the first clock signal through the first clock line, and to supply a first scan signal to the first scan lines; and a second scan driver configured to receive the second clock signal through the second clock line, and to supply a second scan signal to the second scan lines, wherein the second pixel area has a smaller width than the first pixel area.
-
公开(公告)号:US10762851B2
公开(公告)日:2020-09-01
申请号:US16109320
申请日:2018-08-22
Applicant: Samsung Display Co., Ltd.
Inventor: Tae Hoon Kwon , Ji Hyun Ka , Jae Sic Lee , Seung Ji Cha
IPC: G09G5/10 , G09G3/3266 , G09G3/3233 , G09G3/20 , G09G3/3275
Abstract: A display device includes: a display panel including a plurality of pixels; a scan driver configured to supply a scan signal to the plurality of pixels through a plurality of scan lines based on a scan start signal; an emission driver configured to supply an emission control signal to the plurality of pixels through a plurality of emission control lines based on an emission control start signal; and a timing controller configure to control an interval between a plurality of gate-on periods of the scan start signal within a gate-off period of the emission control start signal based on a dimming level.
-
公开(公告)号:US10510822B2
公开(公告)日:2019-12-17
申请号:US15976680
申请日:2018-05-10
Applicant: Samsung Display Co., Ltd.
Inventor: Yang Wan Kim , Ji Hyun Ka , Tae Hoon Kwon , Byung Sun Kim , Hyung Jun Park , Su Jin Lee , Jae Yong Lee , Jin Tae Jeong , Seung Ji Cha
IPC: H01L29/08 , H01L27/32 , G09G3/3233 , H01L51/52
Abstract: A display device includes a substrate having a display area and a non-display area, a plurality of pixels in the display area, scan lines for supplying a scan signal to the pixels, the scan lines extending in a first direction, data lines for supplying a data signal to the pixels, the data lines extending in a second direction crossing the first direction, and a first dummy part in the non-display area, adjacent to an outermost pixel, connected to an outermost data line of the display area, forming a parasitic capacitor with the outermost pixel, and including a first dummy data line and a first dummy power pattern extending in parallel to the data lines.
-
公开(公告)号:US10388228B2
公开(公告)日:2019-08-20
申请号:US15453093
申请日:2017-03-08
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Yang Wan Kim , Seung Kyu Lee , Sun Ja Kwon , Tae Hoon Kwon , Byung Sun Kim , Hyun Ae Park , Su Jin Lee , Jae Yong Lee , Seung Ji Cha
IPC: G09G3/32 , G09G3/3266 , G09G3/3225 , G09G3/3233
Abstract: A display device includes a substrate, first pixels, second pixels, and third pixels. The substrate has a first pixel area, a second pixel area, and a third pixel area. The first pixels are in the first pixel area and are connected to first scan lines and first emission control lines. The second pixels are in the second pixel area and are connected to second scan lines and second emission control lines. The third pixels are in the third pixel area and are connected to third scan lines and third emission control lines. The second scan lines are spaced apart from the third scan lines, and the second emission control lines are spaced apart from the third emission control lines.
-
公开(公告)号:US11922884B2
公开(公告)日:2024-03-05
申请号:US18171317
申请日:2023-02-17
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Ji Hyun Ka , Seung Ji Cha , Mi Hae Kim , Ki Myeong Eom
IPC: G09G3/20 , G09G3/3225 , G09G3/3233 , G09G3/3258 , G09G3/3266 , G09G3/3275 , G09G3/3291 , H10K50/81 , H10K50/82 , H10K59/131
CPC classification number: G09G3/3258 , G09G3/2092 , G09G3/3225 , G09G3/3233 , G09G3/3266 , G09G3/3275 , G09G3/3291 , H10K50/81 , H10K50/82 , H10K59/131 , G09G2300/0426 , G09G2300/0452 , G09G2300/0465 , G09G2300/0814 , G09G2300/0861 , G09G2300/0866 , G09G2310/0216 , G09G2310/08 , G09G2320/0233 , G09G2320/0238 , G09G2320/0242 , G09G2320/0285 , G09G2330/021 , G09G2360/144
Abstract: A display device includes: a first pixel including a first organic light emitting diode; an initialization voltage generator for generating a first initialization voltage to be supplied to an anode of the first organic light emitting diode; and a timing controller including a first lookup table in which a plurality of first initialization voltage values corresponding to a plurality of maximum luminances are recorded, the timing controller being configured to determine a value of the first initialization voltage, based on reception information on a target maximum luminance and the first lookup table.
-
公开(公告)号:US11922883B2
公开(公告)日:2024-03-05
申请号:US18063203
申请日:2022-12-08
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Jin Tae Jeong , Min Ku Lee , Ji Hyun Ka , Tae Hoon Kwon , Seung Kyu Lee , Seung Ji Cha
IPC: G09G3/3258 , G09G3/3225 , H10K59/123
CPC classification number: G09G3/3258 , G09G3/3225 , H10K59/123 , G09G2300/0819 , G09G2310/0216 , G09G2310/0251 , G09G2310/0262 , G09G2320/0214 , G09G2320/0238 , G09G2320/045
Abstract: A pixel includes an organic light emitting diode (OLED), a pixel circuit, and first and second transistors. The OLD includes a cathode electrode connected to a second power source. The pixel circuit includes a driving transistor having a gate electrode initialized by a third power source. The driving transistor controls the amount of current flowing from a first power source to the second power source via the OLED. The first transistor is connected between a fourth power source and the second power source and an anode electrode of the OLED. The first transistor is turned on based on a scan signal is supplied to a scan line. The second transistor is connected between a data line and the pixel circuit. The second transistor is turned on when the scan signal is supplied to the ith scan line.
-
公开(公告)号:US20230260455A1
公开(公告)日:2023-08-17
申请号:US18141040
申请日:2023-04-28
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: SEUNG KYU LEE , Seung Ji Cha , Ji Hyun Ka , Tae Hoon Kwon , Min Ku Lee , Jin Tae Jeong
IPC: G09G3/3225 , G09G3/3233 , G09G3/3266 , G09G3/3275
CPC classification number: G09G3/3225 , G09G3/3233 , G09G3/3266 , G09G3/3275 , G09G3/3208 , G09G2300/0861 , G09G2310/0286
Abstract: A stage including: an output circuit connected to a first node and a second node; an input connected to a third node and a fourth node; and a plurality of signal processors between the output and the input, the plurality of signal processors electrically connecting the first node and the third node and electrically connecting the second node and the fourth node, wherein the input includes: a seventh transistor connected between a first input terminal and the fourth node and having a gate electrode connected to a second input terminal; a plurality of eighth transistors serially connected between the third node and the second input terminal and having gate electrodes connected to the fourth node; and a ninth transistor connected between the third node and a second power source and having a gate electrode connected to the second input terminal.
-
-
-
-
-
-
-
-
-