-
公开(公告)号：US4962342A
公开(公告)日：1990-10-09
申请号：US347837
申请日：1989-05-04
CPC分类号： G11C27/026 , G06N3/063 , G06N3/0635
摘要： An electronic circuit is disclosed having a sample/hold amplifier connected to an adaptive amplifier. A plurality of such electronic circuits may be configured in an array of rows and columns. An input voltage vector may be compared with an analog voltage vector stored in a row or column of the array and the stored vector closest to the applied input vector may be identified and further processed. The stored analog value may be read out of the synapse by applying a voltage to a read line. An array of the readable synapses may be provided and used in conjunction with a dummy synapse to compensate for an error offset introduced by the operating characteristics of the synapses.
摘要翻译： 公开了一种具有连接到自适应放大器的采样/保持放大器的电子电路。 多个这样的电子电路可以被配置成行和列的阵列。 可以将输入电压矢量与存储在阵列的行或列中的模拟电压矢量进行比较，并且可以识别并进一步处理最接近所施加的输入向量的存储向量。 存储的模拟值可以通过向读取线施加电压而从突触中读出。 可以提供可读突触的阵列并结合虚拟突触使用以补偿由突触的操作特征引入的误差偏移。
-
公开(公告)号：US4771196A
公开(公告)日：1988-09-13
申请号：US81861
申请日：1987-08-05
申请人： Carver A. Mead , Richard F. Lyon
发明人： Carver A. Mead , Richard F. Lyon
CPC分类号： G06G7/60 , H03K5/133 , H04R25/356 , H03K2005/00045 , H03K2005/00156 , H03K2005/00202 , H03K2005/00208
摘要： An electronically variable active analog delay line utilizes cascaded differential transconductance amplifiers with integrating capacitors and negative feedback from the output to the input of each noninverting amplifier. The delay of each section may be controlled through a conductor having distributed resistance connected at distributed points to the transconductance control terminal of the amplifiers with a controllable voltage gradient between the two ends of the conductor. Signals may be coupled in and added to a propagating signal using capacitors, or transconductance amplifiers which may also be of the differential transconductance type, particularly when coupling signals from a second delay line having substantially the same propagation velocity. The differential transconductance amplifiers may be arranged in pairs, each pair with positive feedback from the output terminal of the second to the input terminal of the first amplifier of the pair through a third differential amplifier with positive feedback from its own output terminal. The transconductances of the cascaded amplifiers are controlled in each section to produce the desired time-constant (delay) of the section, and the transconductance of the positive feedback amplifier is controlled for stable operation and gain control of the section.
摘要翻译： 电子可变有源模拟延迟线采用级联差分跨导放大器，其具有积分电容器和从每个反相放大器的输出到输入的负反馈。 每个部分的延迟可以通过具有分布电阻的导体来控制，该导体在分布点处连接到具有在导体的两端之间的可控电压梯度的放大器的跨导控制端。 信号可以使用电容器或跨导放大器耦合到传播信号中，跨导放大器也可以是差分跨导型，特别是当耦合来自具有基本上相同传播速度的第二延迟线的信号时。 差分跨导放大器可以成对布置，每对具有通过来自其自己的输出端的具有正反馈的第三差分放大器从第二放大器的第二放大器的输出端到第二放大器的输入端的正反馈。 在每个部分中控制级联放大器的跨导，以产生该部分的期望时间常数（延迟），并且控制正反馈放大器的跨导以使该部分的稳定操作和增益控制。
-
23.发明授权
公开(公告)号：US4736663A
公开(公告)日：1988-04-12
申请号：US662708
申请日：1984-10-19
申请人： John C. Wawrzynek , Carver A. Mead
发明人： John C. Wawrzynek , Carver A. Mead
CPC分类号： G10H1/08 , G10H5/007 , G10H7/08 , G10H2250/205 , G10H2250/211 , Y10S84/09 , Y10S84/10
摘要： A digital system is provided for synthesizing individual voices of musical instruments, which may then be combined into a musical composition. The system for a single voice is comprised of means for solving a system of simultaneous finite difference equations, where time is represented by real time in the computations. Musical sounds of the voice can then be produced by repetitiously solving the difference equations that model the instrument in real time, using an array of elemental means named "universal processing elements" (UPEs) interconnected by a matrix to each other and to external input and output terminals, and varying the sounds by varying the parameters. Each UPE is capable of computing Y=A+(B.times.M) from pipelined bit-serial inputs. The difference equations model a general linear filter, a second-order linear filter, a nonlinear polynomial function, and a random number (noise) generating function. These functions formed by interconnecting UPEs may in turn be combined by the interconnection matrix to form functional sections, and the sections are in turn combined by the interconnection matrix to form voices of struck or plucked instruments and blown instrument, or hybrid voices that partake of the attack characteristic of struck or plucked instruments, and tonal characteristics of a blown instrument.
摘要翻译： 提供了用于合成乐器的各个声音的数字系统，然后可将其组合成音乐作品。 用于单个声音的系统包括用于求解同时有限差分方程的系统的装置，其中时间由计算中的实时表示。 然后可以通过使用由矩阵彼此互连的名为“通用处理元件”（UPE）的元素组件和外部输入，并且通过重复地解码使用由矩阵互相连接的元素装置（UPE）的阵列来实时地解析对仪器进行建模的差分方程， 输出端子，并通过改变参数来改变声音。 每个UPE能够从流水线位串行输入中计算Y = A +（BxM）。 差分方程式模拟一般线性滤波器，二阶线性滤波器，非线性多项式函数和随机数（噪声）生成函数。 由互连UPE形成的这些功能可以由互连矩阵组合起来形成功能部分，并且这些部分又被互连矩阵组合，以形成敲击或拔除的乐器和吹奏乐器的声音，或者混合声音 敲击或敲击乐器的攻击特征，吹奏乐器的音调特征。
-
公开(公告)号：US08076707B1
公开(公告)日：2011-12-13
申请号：US11224743
申请日：2005-09-12
IPC分类号： H01L29/423
CPC分类号： H01L27/11558 , H01L27/11519 , H01L27/11521 , H01L29/7883 , H01L29/94
摘要： A semiconductor device is provided that uses a floating gate to store analog- and digital-valued information for periods of time measured in milliseconds to hours. Charge is added to and/or removed from the floating gate by means of direct electron tunneling through the surrounding insulator, with the insulator typically being thin enough such that appreciable tunneling occurs with an insulator voltage smaller than the difference in electron affinities between the semiconductor and the insulator and/or between the floating gate and the insulator. The stored information is refreshed or updated as needed. In many applications, the stored information can be refreshed without interrupting normal circuit operation. Adding and removing charge to or from the floating gate may be performed using separate circuit inputs, to tailor the performance and response of the floating-gate device. There is no need to use a control gate in the floating-gate structures disclosed herein.
摘要翻译： 提供了一种半导体器件，其使用浮动栅极来存储以毫秒到数小时为单位的时间段的模拟和数字值信息。 通过直接电子隧道穿过周围的绝缘体将电荷添加到浮动栅极和/或从浮动栅极去除，绝缘体通常足够薄，使得明显的隧道发生，其绝缘体电压小于半导体和 绝缘体和/或浮动栅极和绝缘体之间。 存储的信息根据需要刷新或更新。 在许多应用中，存储的信息可以刷新而不中断正常的电路操作。 可以使用单独的电路输入来对浮动栅极添加和去除电荷或从浮动栅极去除电荷，以调整浮动栅极器件的性能和响应。 在本文公开的浮动栅极结构中不需要使用控制栅极。
-
公开(公告)号：US06853404B1
公开(公告)日：2005-02-08
申请号：US09075777
申请日：1998-05-11
IPC分类号： H04N5/225
CPC分类号： H04N5/2251
摘要： An electronic view camera integrates a camera head assembly and laptop computer into a tripod mountable unified structure. The rigid frame, that unifies the camera head and computer, accommodates a choice of laptop type computers from a variety of different manufacturers. The open front, back and side design of the rigid frame permits ready access for electrical connections and for access to removable storage devices, keyboard, and pointing device. The computer LCD acts as a large screen viewfinder for the camera and has the “feel” of a professional type view camera rather than the “feel” of a computer system with a photographic peripheral.
摘要翻译： 电子摄像机将摄像头组件和膝上型计算机集成到三脚架可安装的统一结构中。 将相机头和计算机相结合的刚性框架可以满足各种不同制造商的笔记本电脑的选择。 刚性框架的开放的前部，后部和侧面设计允许电气连接和访问可移动存储设备，键盘和指点设备的准备就绪。 计算机LCD作为相机的大屏幕取景器，具有专业型摄像机的“感觉”，而不是具有摄影外围设备的计算机系统的“感觉”。
-
26.发明授权Exposure control in electronic cameras by detecting overflow from active pixels 有权通过检测有源像素的溢出来在电子照相机中进行曝光控制公开(公告)号：US06833871B1
公开(公告)日：2004-12-21
申请号：US09872070
申请日：2001-07-16
IPC分类号： H04N314
CPC分类号： H04N5/353 , H04N5/35572 , H04N5/3559 , H04N5/3594 , H04N5/361 , H04N5/37452
摘要： A method for controlling the exposure of an active pixel array electronic still camera includes the steps of: integrating photocurrent in each pixel during an integration time period; collecting overflow charge from all pixels in the array during the integration time period; developing an overflow signal as a function of the overflow charge; and terminating the integration time period when the overflow signal exceeds a preset threshold level selected to represent a desired reference exposure level. Apparatus for performing the method of the present invention includes circuitry for integrating photocurrent in each pixel during a integration time period; circuitry for diverting and detecting overflow charge from all pixels in the array during the integration time period; circuitry for developing an overflow signal as a function of the overflow charge; and circuitry for terminating said integration time period when the overflow signal exceeds a preset threshold level selected to represent a desired reference exposure level.
摘要翻译： 一种用于控制有源像素阵列电子静态照相机的曝光的方法包括以下步骤：在积分时间段内对每个像素中的光电流进行积分; 在积分时间段期间从阵列中的所有像素收集溢出电荷; 产生作为溢流电荷的函数的溢出信号; 并且当溢出信号超过所选择的预设阈值水平以表示期望的参考曝光水平时终止积分时间段。 用于执行本发明的方法的装置包括用于在积分时间段期间在每个像素中积分光电流的电路; 用于在积分时间段期间转移和检测阵列中所有像素的溢出电荷的电路; 作为溢出电荷的函数产生溢出信号的电路; 以及用于当溢出信号超过被选择以表示期望的参考曝光水平的预设阈值电平时终止所述积分时间段的电路。
-
27.发明授权Intra-pixel frame storage element, array, and electronic shutter method suitable for electronic still camera applications 有权适用于电子静物照相机应用的像素内像素帧存储元件，阵列和电子快门方法公开(公告)号：US06741283B1
公开(公告)日：2004-05-25
申请号：US09724393
申请日：2000-11-28
IPC分类号： H04N314
CPC分类号： H04N5/353 , H01L27/14609 , H01L27/14623 , H01L27/14643 , H04N5/374 , H04N5/37452
摘要： A storage pixel sensor disposed on a semiconductor substrate comprises a capacitive storage element having a first terminal connected to a fixed potential and a second terminal. A photodiode has an anode connected to a first potential and a cathode. A semiconductor reset switch has a first terminal connected to the cathode and a second terminal connected to a reset potential. A semiconductor transfer switch has a first terminal connected to the cathode and a second terminal connected to the second terminal of the capacitive storage element. A semiconductor amplifier has an input connected to the capacitive storage element and an output. The semiconductor reset switch and the semiconductor transfer switch each have a control element connected to a control circuit for selectively activating the semiconductor reset switch and the semiconductor transfer switch. A light shield is disposed over portions of the semiconductor substrate comprising a circuit node including the second terminal of the semiconductor transfer switch, the second terminal of the capacitive storage element and the input of the semiconductor amplifier and to prevent substantially all photons from entering the circuit node. Structures are present for preventing substantially all minority carriers generated in the semiconductor substrate from entering the circuit node. A plurality of storage pixel sensors are disposed in an array.
摘要翻译： 设置在半导体衬底上的存储像素传感器包括具有连接到固定电位的第一端子和第二端子的电容性存储元件。 光电二极管具有连接到第一电位和阴极的阳极。 半导体复位开关具有连接到阴极的第一端子和连接到复位电位的第二端子。 半导体转移开关具有连接到阴极的第一端子和连接到电容性存储元件的第二端子的第二端子。 半导体放大器具有连接到电容性存储元件的输入端和输出端。 半导体复位开关和半导体转移开关各自具有连接到用于选择性地激活半导体复位开关和半导体转移开关的控制电路的控制元件。 光屏蔽设置在半导体衬底的包括电路节点的部分上的部分上，该电路节点包括半导体转移开关的第二端子，电容性存储元件的第二端子和半导体放大器的输入端，并且基本上防止所有的光子进入电路 节点。 存在用于防止在半导体衬底中产生的基本上所有少数载流子进入电路节点的结构。 多个存储像素传感器被布置成阵列。
-
公开(公告)号：US06674247B1
公开(公告)日：2004-01-06
申请号：US10032583
申请日：2001-12-20
申请人： Carver A. Mead , Glenn J. Keller
发明人： Carver A. Mead , Glenn J. Keller
IPC分类号： H05B3700
CPC分类号： H05B41/32
摘要： Photographic flashes use the major portion of available energy in modern cameras. A series of innovations within a photographic flash system improves the energy efficiency by a factor of 3, and thereby extends battery life. The flash system includes a precise flash-termination circuit, a high-efficiency charging circuit, a low-leakage coupled inductor, and a battery-saving charge-circuit drive. Flash termination is controlled by a majority-carrier switching device. This circuit allows termination of the flash current without the timing uncertainty or parasitic leakage associated with previous designs. Multiple flashes also can be produced by the circuit, which may be interfaced with through-the-lens flash controls. A flyback-converter charging circuit uses a coupled inductor that has an alternately layered winding pattern to lower leakage inductance drastically, and uses appropriately selected wire types to decrease skin-effect resistance losses. Because of the low leakage inductance, the charge circuit can make use of simple energy-efficient overshoot-damping circuitry. The charge circuit also increases battery life by smoothing peaks in current drawn from the battery. A new drive circuit operates the flyback converter efficiently, maintains battery current below a damage-threshold level to extend battery life, and efficiently holds the flash capacitor in a maximum charge state.
摘要翻译： 摄影闪光灯使用现代相机中可用能源的主要部分。 摄影闪光灯系统中的一系列创新将能源效率提高了3倍，从而延长了电池寿命。 闪存系统包括精确的闪光终端电路，高效率充电电路，低泄漏耦合电感器和省电充电电路驱动器。闪存终端由大多数载波切换装置控制。 该电路允许终止闪光电流，而不会与以前的设计相关的定时不确定性或寄生泄漏。 可以通过电路产生多次闪光，其可以与透镜闪光控制器接口。反激式转换器充电电路使用具有交替层叠绕组图案的耦合电感器，以显着降低漏电感，并且使用适当选择的 线型减少皮肤效应电阻损失。 由于漏电感较低，充电电路可以使用简单的节能过冲阻尼电路。 充电电路还通过平滑从电池吸取的电流中的峰值来提高电池寿命。新的驱动电路有效地操作反激转换器，将电池电流维持在损伤阈值水平以下，以延长电池寿命，并有效地将闪存电容器保持在最大值 充电状态。
-
29.发明授权Exposure control in electronic cameras by detecting overflow from active pixels 失效通过检测有源像素的溢出来在电子照相机中进行曝光控制公开(公告)号：US06452633B1
公开(公告)日：2002-09-17
申请号：US09031333
申请日：1998-02-26
IPC分类号： H01L27148
CPC分类号： H04N5/353 , H04N5/35572 , H04N5/3559 , H04N5/3594 , H04N5/361 , H04N5/37452
摘要： A method for controlling the exposure of an active pixel array electronic still camera includes the steps of: integrating photocurrent in each pixel during an integration time period; collecting overflow charge from all pixels in the array during the integration time period; developing an overflow signal as a function of the overflow charge; and terminating the integration time period when the overflow signal exceeds a preset threshold level selected to represent a desired reference exposure level. Apparatus for performing the method of the present invention includes circuitry for integrating photocurrent in each pixel during a integration time period; circuitry for diverting and detecting overflow charge from all pixels in the array during the integration time period; circuitry for developing an overflow signal as a function of the overflow charge; and circuitry for terminating said integration time period when the overflow signal exceeds a preset threshold level selected to represent a desired reference exposure level.
摘要翻译： 一种用于控制有源像素阵列电子静态照相机的曝光的方法包括以下步骤：在积分时间段内对每个像素中的光电流进行积分; 在积分时间段期间从阵列中的所有像素收集溢出电荷; 产生作为溢流电荷的函数的溢出信号; 并且当溢出信号超过所选择的预设阈值水平以表示期望的参考曝光水平时终止积分时间段。 用于执行本发明的方法的装置包括用于在积分时间段期间在每个像素中积分光电流的电路; 用于在积分时间段期间转移和检测阵列中所有像素的溢出电荷的电路; 作为溢出电荷的函数产生溢出信号的电路; 以及用于当溢出信号超过被选择以表示期望的参考曝光水平的预设阈值电平时终止所述积分时间段的电路。
-
公开(公告)号：US5986927A
公开(公告)日：1999-11-16
申请号：US189595
申请日：1998-11-10
IPC分类号： G11C27/00 , H01L27/115 , H03F1/30 , H03F3/08 , G11C16/04
CPC分类号： G11C27/005 , H01L27/115 , H03F1/301 , H03F3/082
摘要： An autozeroing floating-gate amplifier (AFGA) is an integrated continuous-time filter that is intrinsically autozeroing. It can achieve a highpass characteristic at frequencies well below 1 Hz. In contrast with conventional autozeroing amplifiers that eliminate their input offset, the AFGA nulls its output offset. The AFGA is a continuous-time filter; it does not require any clocking. The AFGA includes at least one floating-gate MOS transistor that is capable of hot-electron injection of electrons onto the floating gate of the MOS transistor. Electrons are continuously removed from the floating gate(s), for example, via Fowler-Nordheim tunneling. The AFGA has a stable equilibrium for which this tunneling current is balanced by an injection current of equal magnitude. When the circuit is driven away from its equilibrium by an input or something else, an imbalance between the tunneling and injection current charges (if the tunneling current exceeds the injection current) or discharges (if the injection current exceeds the tunneling current) the floating gate(s) until the equilibrium is re-established. The equilibrium is chosen to achieve a desired baseline of operation.
摘要翻译： 自动调零浮栅放大器（AFGA）是一种内在自动调零的集成连续时间滤波器。 它可以在远低于1Hz的频率下实现高通特性。 与传统的自动归零放大器相反，消除其输入偏移，AFGA将其输出偏移置零。 AFGA是连续时间滤波器; 它不需要任何时钟。 AFGA包括能够将电子热电子注入到MOS晶体管的浮置栅极上的至少一个浮栅MOS晶体管。 例如，通过Fowler-Nordheim隧道，电子从浮动栅极连续地移除。 AFGA具有稳定的平衡，通过相同幅度的注入电流使该隧道电流平衡。 当电路通过输入或其他物体驱动离开其平衡时，隧穿和注入电流之间的电荷不平衡（如果隧道电流超过注入电流）或放电（如果注入电流超过隧道电流），浮动栅极 （s），直到重新建立均衡。 选择平衡以实现所需的操作基准。
-
-
-
-
-
-
-
-
-
搜索结果
79 条记录 (耗时 0.028 秒)
