CHIP PACKAGE STRUCTURE AND METHOD FOR MANUFACTURING THE SAME, AND MODULE

    公开(公告)号:US20220084923A1

    公开(公告)日:2022-03-17

    申请号:US17532248

    申请日:2021-11-22

    Abstract: A chip package structure, manufacturing method thereof, and module are described. In an embodiment, the chip package structure includes: a substrate, a wiring layer, a chip, and a second conductive bump, wherein, in an embodiment, the substrate includes a first region and a second region surrounding the first region, and the wiring layer is located on side of the substrate and includes metal wire, wherein at least part of a metal wire is in contact with the substrate in direction perpendicular to the substrate, and the metal wire overlaps with the second region, wherein the chip is located on side of the wiring layer facing away from the substrate, and the chip corresponds to the first region. In an embodiment, a first conductive bump is provided on side of the chip facing away from the substrate and is electrically connected to the metal wire.

    DISPLAY PANEL AND A DISPLAY DEVICE
    24.
    发明申请

    公开(公告)号:US20200333674A1

    公开(公告)日:2020-10-22

    申请号:US16916169

    申请日:2020-06-30

    Abstract: Provided are a display panel and a display device. Along a column direction of the matrix, adjacent N rows of sub-pixels form a pixel unit group, N scanning lines of a same pixel unit group are electrically connected, and sub-pixels of the same pixel unit group are electrically connected to different data lines; a length of a first edge of the sub-pixel along the column direction of the matrix is smaller than a length of a second edge along a row direction; along the column direction of the matrix, adjacent N sub-pixels form a pixel unit; among N switch transistors of a same pixel unit, orthographic projections of at least two switch transistors on a preset plane at least partially overlap; among N data lines of the same pixel unit, an orthographic projection of at least one data line overlaps an orthographic projection of at least one pixel electrode.

    TOUCH-CONTROL DISPLAY PANEL, DRIVING METHOD AND TOUCH-CONTROL DISPLAY DEVICE

    公开(公告)号:US20190332219A1

    公开(公告)日:2019-10-31

    申请号:US16166447

    申请日:2018-10-22

    Abstract: A touch-control display panel, driving method, and a touch-control display device are provided. The touch-control display panel includes: a display area including a plurality of pixels; a non-display area; a first substrate; and a second substrate opposing the first substrate. A portion of the first substrate in the first region includes a pixel electrode layer and a first electrode layer. The first electrode layer is located on a side of the pixel electrode layer away from the second substrate and includes a plurality of first electrodes. The pixel electrode layer includes a plurality of pixel electrodes. A touch-control electrode layer is located on a side of the second substrate toward the first substrate and includes a plurality of touch-control electrodes. Along a direction perpendicular to the touch-control display panel, each touch-control electrode of the plurality of the touch-control electrode overlaps with and connects with one or more first electrode of the plurality of the first electrodes.

    PREFABRICATED SUBSTRATE, FLEXIBLE SUBSTRATE, FLEXIBLE MODULE, FABRICATION METHOD, AND DISPLAY DEVICE

    公开(公告)号:US20230271397A1

    公开(公告)日:2023-08-31

    申请号:US17826823

    申请日:2022-05-27

    CPC classification number: B32B3/08 H01L27/32

    Abstract: A prefabricated substrate, a flexible substrate, a flexible module and a fabrication method, and a display device are provided. The prefabricated substrate includes a first film layer as a rigid film layer, and a second film layer as a flexible film layer. The second film layer at least partially wraps the first film layer. The first film layer includes a first surface and a second surface. The second film layer at least includes a first portion located on a side of the first surface away from the second surface, and a second portion and a third portion located on a side of the second surface away from the first surface. The second portion and the third portion are attached on the second surface through a first adhesive layer and a second adhesive layer, respectively. The second portion and the third portion are spaced apart by a gap.

    DRIVING CIRCUIT, DRIVING METHOD AND MICROFLUIDIC SUBSTRATE

    公开(公告)号:US20230063019A1

    公开(公告)日:2023-03-02

    申请号:US17455148

    申请日:2021-11-16

    Abstract: A driving circuit, a driving method and a microfluidic substrate are provided. The driving circuit includes a first switching unit, a second switching unit, a reset unit, a first capacitor, and a second capacitor. In a first stage of a driving process of the driving circuit, the first switching unit is turned on, a first voltage signal is transmitted to a first node, the second switching unit is turned on, a second voltage signal is input to an output terminal of the driving circuit, and the driving circuit outputs an AC signal. In a second stage of the driving process, the first switching unit is turned off, the valid signal output by the second scan signal terminal controls the reset unit to be turned on, a third voltage signal is input to the output terminal of the driving circuit for reset, and the driving circuit outputs a DC signal.

    SEMICONDUCTOR PACKAGE AND FORMATION METHOD THEREOF

    公开(公告)号:US20210351042A1

    公开(公告)日:2021-11-11

    申请号:US16913020

    申请日:2020-06-26

    Abstract: A semiconductor package and a method of forming the semiconductor package are provided. The method includes providing a first substrate, forming a wiring structure containing at least two first wiring layers, disposing a first insulating layer between adjacent two first wiring layers, and patterning the first insulating layer to form a plurality of first through-holes. The adjacent two first wiring layers are electrically connected to each other through the plurality of first through-holes. The method also includes providing at least one semiconductor element each including a plurality of pins. In addition, the method includes disposing the plurality of pins of the each semiconductor element on a side of the wiring structure away from the first substrate. Further, the method includes encapsulating the at least one semiconductor element, and placing a ball on a side of the wiring structure away from the at least one semiconductor element.

Patent Agency Ranking