-
公开(公告)号:US20210151591A1
公开(公告)日:2021-05-20
申请号:US16711451
申请日:2019-12-12
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yen-Hsing Chen , Yu-Ming Hsu , Yu-Chi Wang , Tsung-Mu Yang , Yu-Ren Wang
IPC: H01L29/778 , H01L29/20 , H01L29/205
Abstract: A high electron mobility transistor (HEMT) includes a buffer layer on a substrate, in which the buffer layer includes a first buffer layer and a second buffer layer. Preferably, the first buffer layer includes a first layer of the first buffer layer comprising AlyGa1-yN on the substrate and a second layer of the first buffer layer comprising AlxGa1-xN on the first layer of the first buffer layer. The second buffer layer includes a first layer of the second buffer layer comprising AlwGa1-wN on the first buffer layer and a second layer of the second buffer layer comprising AlzGa1-zN on the first layer of the second buffer layer, in which x>z>y>w.
-
公开(公告)号:US20210066487A1
公开(公告)日:2021-03-04
申请号:US16574094
申请日:2019-09-18
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yu-Ming Hsu , Yu-Chi Wang , Yen-Hsing Chen , Tsung-Mu Yang , Yu-Ren Wang
IPC: H01L29/778 , H01L29/205 , H01L29/20 , H01L29/267 , H01L29/15
Abstract: An HEMT includes an aluminum gallium nitride layer. A gallium nitride layer is disposed below the aluminum gallium nitride layer. A zinc oxide layer is disposed under the gallium nitride layer. A source electrode and a drain electrode are disposed on the aluminum gallium nitride layer. A gate electrode is disposed on the aluminum gallium nitride layer and between the drain electrode and the source electrode.
-
公开(公告)号:US20190229202A1
公开(公告)日:2019-07-25
申请号:US16254397
申请日:2019-01-22
Applicant: United Microelectronics Corp.
Inventor: Chun-Liang Kuo , Tsang-Hsuan Wang , Yu-Ming Hsu , Tsung-Mu Yang , Ching-I Li
IPC: H01L29/66 , H01L27/11 , H01L21/02 , H01L21/311 , H01L21/8234 , H01L29/78 , H01L29/24 , H01L29/16 , H01L29/08 , H01L27/088
Abstract: A FinFET device includes a substrate, first and second fins, first and second gates and first and second epitaxial layers. The substrate has a first region and a second region. The first and second fins are on the substrate respectively in the first and second regions. In an embodiment, the number of the first fins is different from the number of the second fins. The first and second gates are on the substrate and respectively across the first and second fins. The first epitaxial layers are disposed in first recesses of the first fins adjacent to the first gate. The second epitaxial layers are disposed in second recesses of the second fins adjacent to the second gate. In an embodiment, the maximum width of the first epitaxial layers is L1, the maximum width of the second epitaxial layers is L2, and (L2−L1)/L1 is equal to or less than about 1%.
-
公开(公告)号:US10263096B1
公开(公告)日:2019-04-16
申请号:US15878836
申请日:2018-01-24
Applicant: United Microelectronics Corp.
Inventor: Chun-Liang Kuo , Tsang-Hsuan Wang , Yu-Ming Hsu , Tsung-Mu Yang , Ching-I Li
IPC: H01L29/78 , H01L29/66 , H01L21/02 , H01L27/11 , H01L27/088 , H01L29/08 , H01L29/16 , H01L29/24 , H01L21/8234 , H01L21/311
Abstract: A FinFET device includes a substrate, first and second fins, first and second gates and first and second epitaxial layers. The substrate has a first region and a second region. The first and second fins are on the substrate respectively in the first and second regions. In an embodiment, the number of the first fins is different from the number of the second fins. The first and second gates are on the substrate and respectively across the first and second fins. The first epitaxial layers are disposed in first recesses of the first fins adjacent to the first gate. The second epitaxial layers are disposed in second recesses of the second fins adjacent to the second gate. In an embodiment, the maximum width of the first epitaxial layers is L1, the maximum width of the second epitaxial layers is L2, and (L2−L1)/L1 is equal to or less than about 1%.
-
公开(公告)号:US09496396B1
公开(公告)日:2016-11-15
申请号:US14961902
申请日:2015-12-08
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yu-Ming Hsu , Chun-Liang Kuo , Tsang-Hsuan Wang , Sheng-Hsu Liu , Chieh-Lung Wu , Chung-Min Tsai , Yi-Wei Chen
CPC classification number: H01L29/24 , H01L29/0847 , H01L29/165 , H01L29/66636 , H01L29/66795 , H01L29/7834 , H01L29/7848
Abstract: A method for fabricating semiconductor device is disclosed. The method includes the steps of: (a) providing a substrate; (b) forming a gate structure on the substrate; (c) performing a first deposition process to form a first epitaxial layer adjacent to the gate structure and performing a first etching process to remove part of the first epitaxial layer at the same time; and (d) performing a second etching process to remove part of the first epitaxial layer.
Abstract translation: 公开了半导体器件的制造方法。 该方法包括以下步骤:(a)提供衬底; (b)在所述基板上形成栅极结构; (c)执行第一沉积工艺以形成与所述栅极结构相邻的第一外延层,并且执行第一蚀刻工艺以同时去除所述第一外延层的一部分; 和(d)执行第二蚀刻工艺以去除第一外延层的一部分。
-
公开(公告)号:US12224339B2
公开(公告)日:2025-02-11
申请号:US17735100
申请日:2022-05-02
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yu-Ming Hsu , Yu-Chi Wang , Yen-Hsing Chen , Tsung-Mu Yang , Yu-Ren Wang
IPC: H01L29/778 , H01L29/04 , H01L29/15 , H01L29/20 , H01L29/205 , H01L29/267
Abstract: An HEMT includes an aluminum gallium nitride layer. A gallium nitride layer is disposed below the aluminum gallium nitride layer. A zinc oxide layer is disposed under the gallium nitride layer. A source electrode and a drain electrode are disposed on the aluminum gallium nitride layer. A gate electrode is disposed on the aluminum gallium nitride layer and between the drain electrode and the source electrode.
-
公开(公告)号:US12205905B2
公开(公告)日:2025-01-21
申请号:US17179422
申请日:2021-02-19
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yen-Hsing Chen , Yu-Ming Hsu , Tsung-Mu Yang , Yu-Ren Wang
Abstract: A semiconductor structure includes a substrate including a device region, a peripheral region surrounding the device region, and a transition region disposed between the device region and the peripheral region. An epitaxial layer is disposed on the device region, the peripheral region, and the transition region. A first portion of the epitaxial layer on the peripheral region has a poly-crystal structure.
-
公开(公告)号:US11695067B2
公开(公告)日:2023-07-04
申请号:US17949241
申请日:2022-09-21
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yen-Hsing Chen , Yu-Ming Hsu , Tsung-Mu Yang , Yu-Ren Wang
IPC: H01L29/00 , H01L29/778 , H01L21/768 , H01L21/67 , H01L29/66
CPC classification number: H01L29/7783 , H01L21/67109 , H01L21/76864 , H01L29/66462 , H01L29/7786
Abstract: A high-electron mobility transistor includes a substrate; a channel layer on the substrate; a AlGaN layer on the channel layer; and a P—GaN gate on the AlGaN layer. The AlGaN layer comprises a first region and a second region. The first region has a composition that is different from that of the second region.
-
公开(公告)号:US11616135B2
公开(公告)日:2023-03-28
申请号:US16843851
申请日:2020-04-08
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yu-Ming Hsu , Yen-Hsing Chen , Tsung-Mu Yang , Yu-Ren Wang
IPC: H01L29/66 , H01L29/778 , H01L29/16 , H01L29/20
Abstract: A high electron mobility transistor (HEMT) includes a substrate, a P-type III-V composition layer, a gate electrode and a carbon containing layer. The P-type III-V composition layer is disposed on the substrate, and the gate electrode is disposed on the P-type III-V composition layer. The carbon containing layer is disposed under the P-type III-V composition layer to function like an out diffusion barrier for preventing from the dopant within the P-type III-V composition layer diffusing into the stacked layers underneath during the annealing process.
-
公开(公告)号:US11563088B2
公开(公告)日:2023-01-24
申请号:US16708448
申请日:2019-12-10
Applicant: UNITED MICROELECTRONICS CORP.
Inventor: Yu-Ming Hsu , Yu-Chi Wang , Yen-Hsing Chen , Tsung-Mu Yang , Yu-Ren Wang
IPC: H01L29/15 , H01L29/778
Abstract: A semiconductor device includes an epitaxial substrate. The epitaxial substrate includes a substrate. A strain relaxed layer covers and contacts the substrate. A III-V compound stacked layer covers and contacts the strain relaxed layer. The III-V compound stacked layer is a multilayer epitaxial structure formed by aluminum nitride, aluminum gallium nitride or a combination of aluminum nitride and aluminum gallium nitride.
-
-
-
-
-
-
-
-
-