SYSTEM, METHOD AND ARTICLE FOR COUNTING STEPS USING AN ACCELEROMETER

    公开(公告)号:US20190310103A1

    公开(公告)日:2019-10-10

    申请号:US16433874

    申请日:2019-06-06

    Abstract: An activity tracking device, such as a step-counting device includes an interface configured to receive one or more acceleration signals and signal processing circuitry. The signal processing circuitry generates an indication of condition of an accelerometer, such as a body position of the accelerometer, based on one or more accelerometer signals, generates an event signal, such as an event flag, based on one or more accelerometer signals and the indication of the condition of the accelerometer, and generates an activity signal, such as step flag based on the event signal, the indication of the condition of the accelerometer and one or more acceleration signals. The signal processing circuitry may generate a noise signal based on one or more acceleration signals and generate the activity signal based on the noise signal.

    GALVANIC ISOLATION CIRCUIT AND SYSTEM AND A CORRESPONDING METHOD OF OPERATION

    公开(公告)号:US20190305775A1

    公开(公告)日:2019-10-03

    申请号:US16371919

    申请日:2019-04-01

    Abstract: An oscillator is coupled to a first side of a galvanic barrier for supplying thereto an electric supply signal. The oscillator is configured to be alternatively turned on and off as a function of a PWM drive signal applied thereto. A receiver circuit coupled to the galvanic barrier receives therefrom a PWM power control signal. A signal reconstruction circuit coupled between the receiver circuit block and the oscillator provides to the oscillator a PWM drive signal reconstructed from the PWM power control signal. The signal reconstruction circuit includes a PLL circuit coupled to the receiver circuit block and configured to lock to the PWM control signal from the receiver circuit block. A PLL loop within the PLL circuit is sensitive to the PWM drive signal applied to the oscillator. The PLL loop is configured to be opened as a result of the power supply oscillator being turned off.

    LEADFRAME PACKAGE USING SELECTIVELY PRE-PLATED LEADFRAME

    公开(公告)号:US20190295934A1

    公开(公告)日:2019-09-26

    申请号:US15934783

    申请日:2018-03-23

    Inventor: Paolo CREMA

    Abstract: The present disclosure is directed to a leadframe package with a surface mounted semiconductor die coupled to leads of the leadframe package through wire bonding. The leads are partially exposed outside the package and configured to couple to another structure, like a printed circuit board (PCB). The exposed portions, namely outer segments, of the leads include a plating or coating layer of a material that enhances the solder wettability of the leads to the PCB through solder bonding. The enclosed portions, namely inner segments, of the leads do not include the plating layer of the outer segment and, thus, include a different surface material or surface finish.

    Integrated Micro-Electromechanical Device of Semiconductor Material Having a Diaphragm

    公开(公告)号:US20190292045A1

    公开(公告)日:2019-09-26

    申请号:US16442199

    申请日:2019-06-14

    Abstract: A method for making an integrated micro-electromechanical device includes forming a first body of semiconductor material having a first face and a second face opposite the first face. The first body includes a buried cavity forming a diaphragm delimited between the buried cavity and the first face. The diaphragm is monolithic with the first body. The method further includes forming at least one first magnetic via extending between the second face and the buried cavity of the first body, forming a first magnetic region extending over the first face of the first body, and forming a first coil extending over the second face of the first body and being magnetically coupled to the first magnetic via.

    SMDS INTEGRATION ON QFN BY 3D STACKED SOLUTION
    558.
    发明申请

    公开(公告)号:US20190287880A1

    公开(公告)日:2019-09-19

    申请号:US15925420

    申请日:2018-03-19

    Abstract: One or more embodiments are directed to quad flat no-lead (QFN) semiconductor packages, devices, and methods in which one or more electrical components are positioned between a die pad of a QFN leadframe and a semiconductor die. In one embodiment, a device includes a die pad, a lead that is spaced apart from the die pad, and at least one electrical component that has a first contact on the die pad and a second contact on the lead. A semiconductor die is positioned on the at least one electrical component and is spaced apart from the die pad by the at least one electrical component. The device further includes at least one conductive wire, or wire bond, that electrically couples the at least one lead to the semiconductor die.

    Half-Bridge Driver Circuit, Related Integrated Circuit and System

    公开(公告)号:US20190280635A1

    公开(公告)日:2019-09-12

    申请号:US16294573

    申请日:2019-03-06

    Abstract: A half-bridge driver circuit is configured to generate drive signals based on control signals. A processing circuit is configured to generate high side and low side control signals based on a control signal. An edge detector is configured to generate first and second signals in response to rising and falling edges in the control signal. A state machine transitions between states in response to the first and second signals, and is configured to sequentially, in response to the first signal, set the high side and low side control signals low; in response to the second signal, set the high side control signal high and the low side control signal low; in response to the first signal, set the high side and low side control signals low; and in response to the second signal, set the high side control signal low and the low side control signal high.

Patent Agency Ranking