利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

216 条记录 (耗时 0.045 秒)

    Delaying acknowledgment of an operation until operation completion confirmed by local adapter read operation
    53.
    发明授权
    Delaying acknowledgment of an operation until operation completion confirmed by local adapter read operation 有权
    延迟确认操作，直到操作完成通过本地适配器读取操作确认

    公开(公告)号：US08589603B2

    公开(公告)日：2013-11-19

    申请号：US12871532

    申请日：2010-08-30

    申请人： David Craddock ,  Thomas A. Gregg

    发明人： David Craddock ,  Thomas A. Gregg

    IPC分类号： G06F3/00 ,  G06F13/28 ,  G06F13/00 ,  G06F13/42

    CPC分类号： G06F13/28

    摘要： A request to perform an operation, such as a remote direct memory access (RDMA) write operation or a send operation that writes to memory, is sent from a sending input/output (I/O) adapter (e.g., an RDMA-capable adapter) to a receiving I/O adapter. The receiving I/O adapter receives the request and initiates performance of the operation, but delays sending an acknowledgment for the operation. The acknowledgment is delayed until the operation is complete (i.e., until the memory is updated and the data is visible to the remote processor), as determined by a read operation initiated and performed by the receiving I/O adapter transparent to the sending I/O adapter.

    摘要翻译： 从发送输入/输出（I / O）适配器（例如，支持RDMA的适配器）发送执行诸如远程直接存储器访问（RDMA）写入操作或写入存储器的发送操作之类的操作的请求 ）到接收I / O适配器。 接收I / O适配器接收请求并发起操作的性能，但延迟发送操作的确认。 确认被延迟，直到操作完成（即，直到存储器被更新并且数据对于远程处理器可见），由接收I / O适配器发起和执行的读操作确定，该读操作对发送I / O适配器。

    Associating input/output device requests with memory associated with a logical partition
    54.
    发明授权
    Associating input/output device requests with memory associated with a logical partition 有权
    将输入/输出设备请求与与逻辑分区关联的内存相关联

    公开(公告)号：US08417911B2

    公开(公告)日：2013-04-09

    申请号：US12821224

    申请日：2010-06-23

    申请人： David Craddock ,  Thomas A. Gregg ,  Eric N. Lais

    发明人： David Craddock ,  Thomas A. Gregg ,  Eric N. Lais

    IPC分类号： G06F13/00 ,  G06F13/28 ,  G06F3/00

    CPC分类号： G06F13/16 ,  G06F2213/0026

    摘要： An address controller includes a bit selector that receives a first portion of a requester id and selects a bit from a vector that identifies whether a requesting function is an SR-IOV device or a standard PCIe device. The controller also includes a selector coupled to the bit selector that forms an output comprised of either a second portion of the RID or a first portion of the address portion based on an input received from the selector and an address control unit that receives the first portion of the RID and the output and determines the LPAR that owns the requesting function based thereon, the address control unit providing the corrected memory request to the memory.

    摘要翻译： 地址控制器包括位选择器，其接收请求者id的第一部分，并从标识请求功能是SR-IOV设备还是标准PCIe设备的向量中选择一个位。 控制器还包括耦合到比特选择器的选择器，其基于从选择器接收的输入形成由RID的第二部分或地址部分的第一部分组成的输出，以及接收第一部分的地址控制单元 的RID和输出，并且基于此来确定拥有请求功能的LPAR，地址控制单元向存储器提供校正的存储器请求。

    Reliable link layer packet retry
    55.
    发明授权
    Reliable link layer packet retry 失效
    可靠的链路层报文重试

    公开(公告)号：US07876751B2

    公开(公告)日：2011-01-25

    申请号：US12035067

    申请日：2008-02-21

    申请人： Alan F. Benner ,  David Craddock ,  Thomas A. Gregg

    发明人： Alan F. Benner ,  David Craddock ,  Thomas A. Gregg

    IPC分类号： H04L12/28 ,  H04L12/56

    CPC分类号： H04L1/188 ,  H04L49/90

    摘要： Communication over a computer network with a node having a first port with a point-to-point link connection to a second node having a second port. The first port transmits to the second port a reliable link layer (RLL) packet over the link. The RLL packet comprises a first RLL header and a first data packet, the first RLL header preceding the first data packet, the first RLL header comprising an RLL start-of-frame (SOF) character and an RLL packet sequence number (PSN). If the first port receives an RLL acknowledgment control packet from the link, it acknowledges receipt of the first data packet, and the first port does not retain the first data packet in the buffer. If the first port does not receive the RLL acknowledgment packet from the link, acknowledging receipt of the first data packet, the first port re-transmits from the buffer the first data packet.

    摘要翻译： 通过计算机网络与具有具有到具有第二端口的第二节点的点对点链路连接的第一端口的节点进行通信。 第一端口通过链路向第二端口传送可靠的链路层（RLL）分组。 RLL分组包括第一RLL头部和第一数据分组，在第一数据分组之前的第一RLL头部，第一RLL头部包括RLL开始帧（SOF）字符和RLL分组序列号（PSN）。 如果第一端口从链路接收到RLL确认控制分组，则它确认接收到第一数据分组，并且第一端口不保留缓冲器中的第一数据分组。 如果第一端口没有从链路接收到RLL确认分组，则确认接收到第一数据分组，则第一端口从缓冲器重新发送第一数据分组。

    Low Latency Send Queues In I/O Adapter Hardware
    56.
    发明申请
    Low Latency Send Queues In I/O Adapter Hardware 失效
    I / O适配器硬件中的低延迟发送队列

    公开(公告)号：US20080168194A1

    公开(公告)日：2008-07-10

    申请号：US11621632

    申请日：2007-01-10

    申请人： Thomas A. Gregg ,  David Craddock ,  Thomas Schlipf

    发明人： Thomas A. Gregg ,  David Craddock ,  Thomas Schlipf

    IPC分类号： G06F3/00

    CPC分类号： G06F3/067 ,  G06F3/0611 ,  G06F3/0659 ,  G06F3/0689 ,  G06F13/4059

    摘要： Send queues provided in an InfiniBand hardware adapter receive a single transmission from a connected computer system which includes work request information, address vector, and message data. This information is sufficient for the adapter to generate packet header information and to send the requested message, thereby providing a low latency sending mechanism. The system stores completion information in tables each dedicated to one of the send queues.

    摘要翻译： InfiniBand硬件适配器中提供的发送队列从连接的计算机系统接收单个传输，其中包括工作请求信息，地址向量和消息数据。 该信息足以使适配器产生分组报头信息并发送所请求的消息，从而提供低延迟发送机制。 系统将完成信息存储在专用于发送队列之一的表中。

    Reliable Link Layer Packet Retry
    59.
    发明申请
    Reliable Link Layer Packet Retry 失效
    可靠链路层报文重试

    公开(公告)号：US20090213861A1

    公开(公告)日：2009-08-27

    申请号：US12035067

    申请日：2008-02-21

    申请人： Alan F. Benner ,  David Craddock ,  Thomas A. Gregg

    发明人： Alan F. Benner ,  David Craddock ,  Thomas A. Gregg

    IPC分类号： H04Q11/00

    CPC分类号： H04L1/188 ,  H04L49/90

    摘要： Communication over a computer network with a node having a first port with a point-to-point link connection to a second node having a second port. The first port transmits to the second port a reliable link layer (RLL) packet over the link. The RLL packet comprises a first RLL header and a first data packet, the first RLL header preceding the first data packet, the first RLL header comprising an RLL start-of-frame (SOF) character and an RLL packet sequence number (PSN). If the first port receives an RLL acknowledgment control packet from the link, it acknowledges receipt of the first data packet, and the first port does not retain the first data packet in the buffer. If the first port does not receive the RLL acknowledgment packet from the link, acknowledging receipt of the first data packet, the first port re-transmits from the buffer the first data packet.

    摘要翻译： 通过计算机网络与具有具有到具有第二端口的第二节点的点对点链路连接的第一端口的节点进行通信。 第一端口通过链路向第二端口传送可靠的链路层（RLL）分组。 RLL分组包括第一RLL头部和第一数据分组，在第一数据分组之前的第一RLL头部，第一RLL头部包括RLL开始帧（SOF）字符和RLL分组序列号（PSN）。 如果第一端口从链路接收到RLL确认控制分组，则它确认接收到第一数据分组，并且第一端口不保留缓冲器中的第一数据分组。 如果第一端口没有从链路接收到RLL确认分组，则确认接收到第一数据分组，则第一端口从缓冲器重新发送第一数据分组。

    Adaptive Low Latency Receive Queues
    60.
    发明申请
    Adaptive Low Latency Receive Queues 失效
    自适应低延迟接收队列

    公开(公告)号：US20090073999A1

    公开(公告)日：2009-03-19

    申请号：US11855453

    申请日：2007-09-14

    申请人： David Craddock ,  Thomas A. Gregg ,  Thomas Schlipf

    发明人： David Craddock ,  Thomas A. Gregg ,  Thomas Schlipf

    IPC分类号： H04L12/56

    CPC分类号： G06F13/126 ,  H04L49/15 ,  H04L49/30 ,  H04L49/358 ,  H04L49/90

    摘要： A receive queue provided in a computer system holds work completion information and message data together. An InfiniBand hardware adapter sends a single CQE+message data to the computer system that includes the completion information and data. This information is sufficient for the computer system to receive and process the data message, thereby providing a highly scalable low latency receiving mechanism.

    摘要翻译： 计算机系统中提供的接收队列将工作完成信息和消息数据保存在一起。 InfiniBand硬件适配器将单个CQE +消息数据发送到包含完成信息和数据的计算机系统。 该信息足以使计算机系统接收和处理数据消息，从而提供高度可扩展的低延迟接收机制。