公开(公告)号：US07247898B2

公开(公告)日：2007-07-24

申请号：US11028772

申请日：2005-01-04

申请人： Taner Dosluoglu

发明人： Taner Dosluoglu

IPC分类号： H01L29/76

CPC分类号： H01L27/14632 ,  H01L27/14603 ,  H01L27/14609 ,  H01L27/14643 ,  H01L27/14654 ,  H01L31/112

摘要： An active pixel sensor circuit comprising a photodiode, a storage node, and a transfer gate between the photodiode and storage node, where the potential barrier between the photodiode and the storage region is maintained during charge accumulation, thereby preventing charge tunneling between the photodiode and the storage region. This is achieved by electrically connecting the transfer gate, which controls charge transfer between the photodiode and the storage region, to the storage region. Connecting the transfer gate to the storage region maintains the potential barrier between the photodiode and the storage region at a threshold voltage during the charge integration period which prevents charge tunneling between the photodiode and the storage node. The threshold voltage is determined by the implant levels used to form the active pixel sensor and can be optimized by using optimum implant levels. This prevention of charge tunneling between the photodiode and the storage node eliminates image lag.

摘要翻译： 一种有源像素传感器电路，包括在光电二极管和存储节点之间的光电二极管，存储节点和传输门，其中在电荷累积期间保持光电二极管和存储区之间的势垒，由此防止光电二极管和 存储区域。 这通过将控制光电二极管和存储区域之间的电荷转移的传输门电连接到存储区域来实现。 将传输栅极连接到存储区域在电荷积分期间在阈值电压下保持光电二极管和存储区域之间的势垒，从而防止光电二极管和存储节点之间的电荷隧穿。 阈值电压由用于形成有源像素传感器的注入电平确定，并且可以通过使用最佳植入电平进行优化。 这种防止光电二极管和存储节点之间的电荷隧道的消除消除了图像滞后。

公开(公告)号：US20060278905A1

公开(公告)日：2006-12-14

申请号：US11508354

申请日：2006-08-23

申请人： Taner Dosluoglu ,  Nathaniel McCaffrey

发明人： Taner Dosluoglu ,  Nathaniel McCaffrey

IPC分类号： H01L31/113

CPC分类号： H01L27/14609 ,  H01L27/14632 ,  H01L27/14643 ,  H01L31/112

摘要： A pixel circuit with a dual gate PMOS is formed by forming two P+ regions in an N− well. The N− well is in a P+ type substrate. The two P+ regions form the source and drain of a PMOS transistor. The PMOS transistors formed within the N− well will not affect the collection of the photo-generated charge as long as the source and drain potentials of the PMOS transistors are set at a lower potential than the N− well potential so that they remain reverse biased with respect to the N− well. One of the P+ regions used to form the source and drain regions can be used to reset the pixel after it has been read in preparation for the next cycle of accumulating photo-generated charge. The N− well forms a second gate for the dual gate PMOS transistor since the potential of the N− well 12 affects the conductivity of the channel of the PMOS transistor. The addition of two NMOS transistors enables the readout signal to be stored at the gate of one of the NMOS transistors thereby making a snapshot imager possible. The circuit can be expanded to form two PMOS transistors sharing a common drain in the N− well.

摘要翻译： 具有双栅极PMOS的像素电路通过在N阱中形成两个P + +区形成。 N＆lt;＆gt;井是在P + +型衬底中。 两个P + SUP区域形成PMOS晶体管的源极和漏极。 形成在N阱内的PMOS晶体管不会影响光电荷的收集，只要PMOS晶体管的源极和漏极电位被设置在比N - 阱电位，使得它们相对于N 阱保持反向偏置。 用于形成源极和漏极区域的一个P + SUP区域可用于在读取该像素以准备下一个累积光电荷循环之后复位像素。 由于NΩ阱12的电位影响PMOS晶体管的沟道的导电性，因此N阱构成了双栅极PMOS晶体管的第二栅极。 添加两个NMOS晶体管使读出信号能够存储在NMOS晶体管之一的栅极处，从而使快照成像器成为可能。 该电路可以扩展以形成在N阱中共享一个共同漏极的两个PMOS晶体管。

公开(公告)号：US20060076472A1

公开(公告)日：2006-04-13

申请号：US10966124

申请日：2004-10-15

申请人： Taner Dosluoglu ,  Jurgen Friedel

发明人： Taner Dosluoglu ,  Jurgen Friedel

IPC分类号： H01L27/00

CPC分类号： H04N13/239

摘要： A stereo imaging chip is presented that contains two imaging arrays located at opposite edges of the chip. Support circuitry, including a computational unit, is located on the chip in areas not occupied by the imaging arrays. A FPGA located on the chip is used to provide instructions to the computational unit and allow updates. A stereo focusing unit on a single optical substrate focuses a distant object onto the two imaging arrays. The semiconductor process producing the chip provides accurate alignment of the two imaging arrays and the use of a single optical substrate to containing the stereo lens provides additional dimensional accuracy and stability to allow calculations of the distance to distant objects.

摘要翻译： 呈现立体成像芯片，其包含位于芯片相对边缘处的两个成像阵列。 包括计算单元的支持电路位于芯片上未被成像阵列占据的区域中。 位于芯片上的FPGA用于向计算单元提供指令并允许更新。 单个光学基板上的立体聚焦单元将远距离物体聚焦到两个成像阵列上。 制造芯片的半导体工艺提供两个成像阵列的精确对准，并且使用单个光学基底来容纳立体透镜提供额外的尺寸精度和稳定性，以允许计算到远处物体的距离。

公开(公告)号：US06984812B2

公开(公告)日：2006-01-10

申请号：US10647719

申请日：2003-08-25

申请人： Nathaniel Joseph McCaffrey ,  Taner Dosluoglu

发明人： Nathaniel Joseph McCaffrey ,  Taner Dosluoglu

IPC分类号： H01L27/00

CPC分类号： H04N9/045 ,  H04N9/093 ,  H04N9/097 ,  H04N2209/045

摘要： A new electronic imaging system is achieved. The system comprises a sensor having a first color region, a second color region, and a third color region. A prism system comprises a first prism having a first index of refraction and overlying the first color region. The first prism directs incident light of the first color to the first color region of the sensor. A second prism has a second index of refraction and overlies the second color region. The second prism directs incident light of the second color to the second color region of the sensor. A third prism has a third index of refraction and overlies the third color region. The third prism directs incident light of the third color to the third color region of the sensor.

摘要翻译： 实现了新的电子成像系统。 该系统包括具有第一颜色区域，第二颜色区域和第三颜色区域的传感器。 棱镜系统包括具有第一折射率并且覆盖第一颜色区域的第一棱镜。 第一棱镜将第一颜色的入射光引导到传感器的第一颜色区域。 第二棱镜具有第二折射率并且覆盖在第二颜色区域上。 第二棱镜将第二颜色的入射光引导到传感器的第二颜色区域。 第三棱镜具有第三折射率并且覆盖第三颜色区域。 第三棱镜将第三颜色的入射光引导到传感器的第三颜色区域。

公开(公告)号：US06897519B1

公开(公告)日：2005-05-24

申请号：US10627796

申请日：2003-07-25

申请人： Taner Dosluoglu

发明人： Taner Dosluoglu

IPC分类号： H01L27/146 ,  H01L29/788 ,  H01L31/06 ,  H01L31/112

CPC分类号： H01L27/14603 ,  H01L27/14643 ,  H01L31/112

摘要： A floating gate pixel is described which is formed by forming an N well in a P type silicon substrate. A P well is formed in the N well A gate is formed over a thin gate oxide, about 25 Angstroms thickness, such that the gate is directly over part of the P well and part of the N well. A P+ contact in the P well allows connection to a reset voltage source, usually through a reset transistor, to reset the pixel. The pixel is reset by setting the potential between the P well and the substrate, which is usually held at ground potential. When the pixel is reset tunneling current through the thin gate oxide sets the voltage of the floating gate. During the charge integration cycle an input signal to the pixel, such as a light signal, changes the potential of the pixel. After the charge integration cycle the tunneling current through the gate oxide changes the potential of the floating gate by an amount related to the input signal to the pixel. The potential of the floating gate can then be read out to determine the input signal to the pixel. The pixel can also be embodied using a P well formed in an N type substrate, an N well formed in the P well, and an N+ contact formed in the N well.

摘要翻译： 描述了通过在P型硅衬底中形成N阱形成的浮动栅极像素。 在N阱中形成P阱A栅极形成在厚度约25埃的薄栅极氧化物上，使得栅极直接位于P阱的一部分和N阱的一部分上。 P阱中的P + SUPER接触允许连接到复位电压源，通常通过复位晶体管来复位像素。 通过设置P阱和衬底之间的电位来复位像素，通常保持在地电位。 当像素复位时，隧穿电流通过薄栅氧化层设置浮栅的电压。 在电荷积分周期期间，诸如光信号的像素的输入信号改变像素的电位。 在电荷积分周期之后，通过栅极氧化物的隧道电流将浮动栅极的电位改变与到像素的输入信号相关的量。 然后可以读出浮动栅极的电位以确定到像素的输入信号。 也可以使用在N型衬底中形成的P阱，在P阱中形成的N阱以及在N阱中形成的N + H接触来实现像素。

公开(公告)号：US06870209B2

公开(公告)日：2005-03-22

申请号：US10339190

申请日：2003-01-09

申请人： Taner Dosluoglu ,  Nathaniel Joseph McCaffrey

发明人： Taner Dosluoglu ,  Nathaniel Joseph McCaffrey

IPC分类号： H01L21/8238 ,  H01L27/092 ,  H01L27/146 ,  H01L29/10 ,  H01L29/76 ,  H01L31/036 ,  H01L31/10 ,  H01L31/112 ,  H01L31/113

CPC分类号： H01L27/14609 ,  H01L27/14632 ,  H01L27/14643 ,  H01L31/112

摘要： A pixel circuit with a dual gate PMOS is formed by forming two P+ regions in an N− well. The N− well is in a P− type substrate. The two P+ regions form the source and drain of a PMOS transistor. The PMOS transistors formed within the N− well will not affect the collection of the photo-generated charge as long as the source and drain potentials of the PMOS transistors are set at a lower potential than the N− well potential so that they remain reverse biased with respect to the N− well. One of the P+ regions used to form the source and drain regions can be used to reset the pixel after it has been read in preparation for the next cycle of accumulating photo-generated charge. The N− well forms a second gate for the dual gate PMOS transistor since the potential of the N− well 12 affects the conductivity of the channel of the PMOS transistor. The addition of two NMOS transistors enables the readout signal to be stored at the gate of one of the NMOS transistors thereby making a snapshot imager possible. The circuit can be expanded to form two PMOS transistors sharing a common drain in the N− well.

摘要翻译： 具有双栅极PMOS的像素电路通过在N阱中形成两个P +区而形成。 N型阱在P型衬底中。 两个P +区形成PMOS晶体管的源极和漏极。 形成在N阱中的PMOS晶体管不会影响光电荷的收集，只要PMOS晶体管的源极和漏极电位被设置在比N阱阱电势更低的电位，使得 它们相对于N - 阱保持反向偏置。 用于形成源极和漏极区域的一个P +区域可用于在读取像素以准备下一个积累光电荷的周期之后复位像素。 由于N“阱12的电位影响PMOS晶体管的沟道的导电性，所以N”阱形成双栅极PMOS晶体管的第二栅极。 添加两个NMOS晶体管使读出信号能够存储在NMOS晶体管之一的栅极处，从而使快照成像器成为可能。 该电路可以扩展以形成在N阱中共享公共漏极的两个PMOS晶体管。

公开(公告)号：US20210050789A1

公开(公告)日：2021-02-18

申请号：US16992781

申请日：2020-08-13

申请人： Anatoly Gelman ,  Taner Dosluoglu ,  Bertrand Diotte

发明人： Anatoly Gelman ,  Taner Dosluoglu ,  Bertrand Diotte

IPC分类号： H02M3/158 ,  G05F1/59 ,  H03K5/24

摘要： Some embodiments provide a multi-phase DC/DC switching converter in which each of the phases are controlled using a common comparator for comparing an output voltage of the switching converter and a reference voltage, with in some embodiments each of the phases including a bypass switch for coupling ends of an output inductor of the switching converter. Some embodiments provide a multi-phase DC/DC switching converter in which some of the phases are operated with clock signals having frequencies different than clock signals used for operating others of the phases. Some embodiments provide a multi-phase DC/DC switching converter in which some of the phases include inductors having inductances different than inductances for inductors of others of the phases.

公开(公告)号：US20190393771A1

公开(公告)日：2019-12-26

申请号：US16451534

申请日：2019-06-25

申请人： Mykhaylo Teplechuk ,  Taner Dosluoglu

发明人： Mykhaylo Teplechuk ,  Taner Dosluoglu

IPC分类号： H02M1/088 ,  H02M3/158

摘要： A transimpedance regulator may include a switched capacitor converter, with a current input and a regulated voltage output. A DC-DC switching converter with an inductive component may be used as a current source for the switched capacitor converter. In some embodiments the DC-DC switching converter with an inductive component may be operated in a manner expected to provide optimum power efficiency, with the switching capacitor converter providing a desired regulated voltage output.

公开(公告)号：US20190265779A1

公开(公告)日：2019-08-29

申请号：US16286138

申请日：2019-02-26

申请人： Anatoly Gelman ,  Taner Dosluoglu

发明人： Anatoly Gelman ,  Taner Dosluoglu

IPC分类号： G06F1/3296 ,  G06F1/12 ,  G06F1/324 ,  G06F1/28 ,  G06F1/08

摘要： Circuitry may monitor a processor supply voltage and pull power from the processor supply on a temporary basis when the supply voltage rises above predetermined levels. In some embodiments this may be done without explicit knowledge of a commanded supply voltage level for the processor.

公开(公告)号：US09515553B2

公开(公告)日：2016-12-06

申请号：US14602112

申请日：2015-01-21

申请人： Taner Dosluoglu ,  Hassan Ihs

发明人： Taner Dosluoglu ,  Hassan Ihs

IPC分类号： H02M3/158 ,  H02M1/36 ,  H02M3/156

CPC分类号： H02M3/158 ,  H02M1/32 ,  H02M1/36 ,  H02M2003/1566

摘要： Automatic transient control circuitry may be used to alleviate issues relating to large changes in power demands by a load in an integrated circuit. The transient control circuitry may inject current to or retract current from a load, for example charging or discharging a bypass capacitor associated with the load, when circuitry of the load is commanded to an operational state from a standby state or vice-versa, respectively.

摘要翻译： 自动瞬态控制电路可用于减轻与集成电路中的负载对功率需求的巨大变化有关的问题。 当负载的电路分别从待机状态或反之亦然地命令到操作状态时，瞬态控制电路可以将电流从负载注入或退出电流，例如充电或放电与负载相关联的旁路电容器。