-
71.发明授权公开(公告)号：US07804148B2
公开(公告)日：2010-09-28
申请号：US11355799
申请日：2006-02-16
IPC分类号： H01L23/58 , H01L31/058 , H01L31/02 , H01L31/0232 , H01L31/024 , H01L21/033 , H01L21/00
CPC分类号： H01L21/268 , H01L21/84 , H01L27/1203 , H01L29/78603 , H01L2924/0002 , H01L2924/00
摘要： An opto-thermal annealing mask stack layer includes a thermal dissipative layer located over a substrate. A reflective layer is located upon the thermal dissipative layer. A transparent capping layer, that may have a thickness from about 10 to about 100 angstroms, is located upon the reflective layer. The opto-thermal annealing mask layer may be used as a gate electrode within a field effect device.
摘要翻译： 光热退火掩模层叠层包括位于衬底上的散热层。 反射层位于热耗散层上。 可以具有约10至约100埃厚度的透明覆盖层位于反射层上。 光热退火掩模层可以用作场效应器件中的栅电极。
-
公开(公告)号：US07774660B2
公开(公告)日：2010-08-10
申请号：US12131307
申请日：2008-06-02
IPC分类号： G11C29/00
CPC分类号： G11C29/808
摘要： A row redundancy system is provided for replacing faulty wordlines of a memory array having a plurality of banks. The row redundancy system includes a remote fuse bay storing at least one faulty address corresponding to a faulty wordline of the memory array; a row fuse array for storing row fuse information corresponding to at least one bank of the memory array; and a copy logic module for copying at least one faulty address stored in the remote fuse bay into the row fuse array; wherein the copy logic module is programmed to copy the at least one faulty address into the row fuse information stored in the row fuse array corresponding to a predetermined number of banks in accordance with a selectable repair field size.
摘要翻译： 提供了一种用于替换具有多个存储体的存储器阵列的有缺陷的字线的行冗余系统。 行冗余系统包括存储与存储器阵列的故障字线相对应的至少一个故障地址的远程熔丝架; 用于存储对应于所述存储器阵列的至少一个组的行熔丝信息的行熔丝阵列; 以及复制逻辑模块，用于将存储在所述远程保险丝盒中的至少一个故障地址复制到所述行保险丝阵列中; 其中所述复制逻辑模块被编程为根据可选择的修复字段大小将所述至少一个故障地址复制到对应于预定数量的存储体的行熔丝阵列中的行熔丝信息。
-
公开(公告)号：US20090212341A1
公开(公告)日：2009-08-27
申请号：US12034899
申请日：2008-02-21
IPC分类号： H01L29/788 , H01L21/336
CPC分类号： H01L27/108 , H01L27/10802 , H01L27/10826 , H01L29/66795 , H01L29/7841 , H01L29/7853
摘要： An epitaxial semiconductor layer or a stack of a silicon germanium alloy layer and an epitaxial strained silicon layer is formed on outer sidewalls of a porous silicon portion on a substrate. The porous silicon portion and any silicon germanium alloy material are removed and a semitubular epitaxial semiconductor structure in a three-walled configuration is formed. A semitubular field effect transistor comprising inner and outer gate dielectric layers, an inner gate electrode, an outer gate electrode, and source and drain regions is formed on the semitubular epitaxial semiconductor structure. The semitubular field effect transistor may operate as an SOI transistor with a tighter channel control through the inner and outer gate electrodes, or as a memory device storing electrical charges in the body region within the semitubular epitaxial semiconductor structure.
摘要翻译： 在衬底上的多孔硅部分的外侧壁上形成硅锗合金层和外延应变硅层的外延半导体层或叠层。 去除多孔硅部分和任何硅锗合金材料，并形成三壁结构的半管状外延半导体结构。 在半管外延半导体结构上形成包括内栅电介质层和外栅电介质层，内栅电极，外栅电极以及源极和漏极区的半管场效应晶体管。 半管场效应晶体管可以作为具有通过内部和外部栅极电极的更严格的沟道控制的SOI晶体管，或作为在半管外延半导体结构内的体区中存储电荷的存储器件。
-
公开(公告)号：US20090129485A1
公开(公告)日：2009-05-21
申请号：US11985963
申请日：2007-11-19
申请人： Louis L. Hsu , Hayden C. Cranford, JR. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
发明人： Louis L. Hsu , Hayden C. Cranford, JR. , Joseph Natonio , James D. Rockrohr , Huihao Xu , Steven J. Zier
CPC分类号： H04L25/0286 , H04L25/03343
摘要： A design structure embodied in a machine-readable medium used in a design process provides a transmitter having a frequency response controllable in accordance with an operational parameter, and may include a storage operable to store operational parameters for controlling a frequency response of the transmitter under each of a plurality of corresponding operating conditions. A sensor can be used to detect an operating condition. In response to a change in the detected operating condition, a stored operational parameter corresponding to the detected operating condition can be used to control the frequency response of the transmitter.
摘要翻译： 体现在设计过程中使用的机器可读介质中的设计结构提供具有根据操作参数可控的频率响应的发射机，并且可以包括可操作地存储用于控制每个发射机的频率响应的操作参数的存储器 的多个相应的操作条件。 可以使用传感器来检测操作状态。 响应于检测到的操作条件的变化，可以使用与检测到的操作条件对应的存储的操作参数来控制发送器的频率响应。
-
75.发明申请公开(公告)号：US20080316930A1
公开(公告)日：2008-12-25
申请号：US11766268
申请日：2007-06-21
IPC分类号： G01R31/08
CPC分类号： G01R31/041 , G01R31/026
摘要： A system is provided for detecting a fault in a signal transmission path. In one embodiment, the system can include a variable amplitude signal attenuator which is operable to modify an input signal by variably attenuating a signal voltage swing of the input signal. Desirably, the input signal is attenuated only when transitioning from a high signal voltage level towards a low signal voltage level d variably, such that a larger high-to-low signal voltage swing is attenuated more than a smaller high-to-low signal voltage swing. Desirably, a comparator, which may apply hysteresis to the output signals, may detect a crossing of a reference voltage level by the modified input signal. In this way, when the comparator does not detect an expected crossing of the reference voltage level by the modified input signal, a determination can be made that a fault exists in the signal transmission path.
摘要翻译： 提供了一种用于检测信号传输路径中的故障的系统。 在一个实施例中，系统可以包括可变幅度信号衰减器，其可操作以通过可变地衰减输入信号的信号电压摆幅来修改输入信号。 期望地，只有当从高信号电压电平转换到低信号电压电平d时，输入信号才被衰减，使得较高的高电平到低的信号电压摆幅比较小的高到低的信号电压衰减 摇摆。 期望地，可能对输出信号施加迟滞的比较器可以检测参考电压电平与修改的输入信号的交叉。 以这种方式，当比较器没有检测到通过修改的输入信号的参考电压电平的预期交叉时，可以确定在信号传输路径中存在故障。
-
76.发明申请Programmable Heavy-Ion Sensing Device for Accelerated DRAM Soft Error Detection 有权用于加速DRAM软错误检测的可编程重离子感测装置公开(公告)号：US20080266984A1
公开(公告)日：2008-10-30
申请号：US12134347
申请日：2008-06-06
申请人： Howard H. Chen , John A. Fifield , Louis L. Hsu , Henry H.K. Tang
发明人： Howard H. Chen , John A. Fifield , Louis L. Hsu , Henry H.K. Tang
IPC分类号： G11C7/10
CPC分类号： G11C11/406 , G01R31/31816 , G11C11/401 , G11C11/40615 , G11C11/4078 , G11C11/4091 , G11C29/026 , G11C29/028 , G11C29/50 , G11C29/52 , G11C2029/5002
摘要： Aspects of the invention relate to a programmable heavy-ion sensing device for accelerated DRAM soft error detection. Design of a DRAM-based alpha particle sensing apparatus is preferred to be used as an accelerated on-chip SER test vehicle. The sensing apparatus is provided with programmable sensing margin, refresh rate, and supply voltage to achieve various degree of SER sensitivity. In addition, a dual-mode DRAM array is proposed so that at least a portion of the array can be used to monitor high-energy particle activities during soft-error detection (SED) mode.
摘要翻译： 本发明的方面涉及用于加速DRAM软错误检测的可编程重离子感测装置。 优选将基于DRAM的α粒子感测装置的设计用作加速片上SER测试车辆。 该感测装置具有可编程的感应余量，刷新率和电源电压，以达到SER灵敏度的各种程度。 另外，提出了双模DRAM阵列，使得阵列的至少一部分可以用于在软错误检测（SED）模式期间监视高能量粒子活动。
-
公开(公告)号：US07442579B2
公开(公告)日：2008-10-28
申请号：US10994574
申请日：2004-11-22
申请人： Howard Hao Chen , Louis L. Hsu
发明人： Howard Hao Chen , Louis L. Hsu
IPC分类号： H01L21/00
CPC分类号： H01L23/5389 , H01L21/52 , H01L24/83 , H01L2223/5448 , H01L2223/54486 , H01L2924/1461 , H01L2924/00
摘要： Methods for manufacturing an integrated wafer scale package that reduces a potential misalignment between a chip and a pocket of a carrier substrate. According to one aspect of the present invention, a method for manufacturing a semiconductor device includes a photoresist layer disposed on a carrier substrate, a chip placed onto a surface of the photoresist layer. The photoresist layer is patterned using the chip as a mask. The chip is removed from the photoresist layer after the patterning step. A pocket is formed in the carrier substrate, and the chip that was removed is placed into the pocket formed in the carrier substrate.
摘要翻译： 用于制造集成晶片级封装的方法，其减小载体衬底的芯片和凹坑之间的潜在的未对准。 根据本发明的一个方面，一种制造半导体器件的方法包括：设置在载体衬底上的光致抗蚀剂层，放置在光致抗蚀剂层的表面上的芯片。 使用芯片作为掩模对光致抗蚀剂层进行图案化。 在图案化步骤之后，将芯片从光致抗蚀剂层上除去。 在载体基板上形成有袋状物，将被除去的芯片放置在形成于载体基板上的槽内。
-
78.发明申请Automatic adaptive equalization method for high-speed serial transmission link 失效自动自适应均衡方法用于高速串行传输链路公开(公告)号：US20080137721A1
公开(公告)日：2008-06-12
申请号：US11974967
申请日：2007-10-17
IPC分类号： H04L27/01
CPC分类号： H04L25/03057 , H04L25/03343
摘要： In a method for performing equalization of a communication system, a predetermined signal can be transmitted from a transmitter unit to a receiver unit in a downchannel direction on a transmission line, for example as a pair of differential signals which simultaneously transition in opposite directions on respective signal conductors of the transmission line. At the receiver unit, an eye opening of the signal received from the transmission line can be analyzed to determine equalization information. Equalization information can be transmitted from the receiver unit to the transmitter unit in an upchannel direction on the transmission line and be received at the transmitter unit. Using received equalization information, a transmission characteristic of the transmitter unit can be adjusted.
摘要翻译： 在用于执行通信系统的均衡的方法中，可以将预定信号从发射机单元发送到传输线上的下行信道方向上的接收机单元，例如作为在相应方向上同时沿相反方向转变的一对差分信号 传输线的信号导体。 在接收机单元，可以分析从传输线接收的信号的眼图，以确定均衡信息。 均衡信息可以在传输线上的上行方向上从接收机单元发送到发射机单元，并在发射机单元处接收。 使用接收到的均衡信息，可以调整发送单元的发送特性。
-
公开(公告)号：US07145413B2
公开(公告)日：2006-12-05
申请号：US10250177
申请日：2003-06-10
IPC分类号： H03H7/38
CPC分类号： H03H7/38
摘要： As disclosed herein, a microelectronic circuit and method are provided for improving signal integrity at a transmission line. The circuit includes a programmably adjustable impedance matching circuit which is coupled to a transmission line which includes a programmably adjustable inductive element. The programmably adjustable impedance matching circuit is desirably provided on the same chip as a receiver or transmitter to which the transmission line is coupled, or alternatively, on an element packaged together with the chip that includes the receiver or transmitter. The impedance of the programmably adjustable impedance matching circuit is adjustable in response to control input to improve signal integrity at the transmission line.
摘要翻译： 如本文所公开的，提供微电子电路和方法来改善传输线处的信号完整性。 该电路包括可编程调节的阻抗匹配电路，其耦合到包括可编程调节的电感元件的传输线。 可编程可调节阻抗匹配电路理想地设置在与传输线耦合的接收器或发射器相同的芯片上，或者替代地在与包括接收器或发射器的芯片一起封装的元件上。 可编程可调阻抗匹配电路的阻抗可以响应于控制输入而调节，以改善传输线处的信号完整性。
-
公开(公告)号：US07092235B2
公开(公告)日：2006-08-15
申请号：US11043760
申请日：2005-01-26
申请人： Lawrence A. Clevenger , Timothy J. Dalton , Louis L. Hsu , Carl Radens , Keith Kwong Hon Wong , Chih-Chao Yang
发明人： Lawrence A. Clevenger , Timothy J. Dalton , Louis L. Hsu , Carl Radens , Keith Kwong Hon Wong , Chih-Chao Yang
IPC分类号： H01G4/06
摘要： A method and apparatus, is herein disclosed, for adjusting capacitance of an on-chip capacitor formed on a substrate. A plurality of conductive layers is separated by a layer ofdielectric material. The dielectric material of the capacitor is exposed to an ion beam. The ion beam includes ions of at least one material to modify a dielectric constant of the dielectric material.
摘要翻译： 本文公开了一种用于调节形成在衬底上的片上电容器的电容的方法和装置。 多个导电层被一层电介质材料隔开。 电容器的电介质材料暴露于离子束。 离子束包括至少一种材料的离子，以改变介电材料的介电常数。
-
-
-
-
-
-
-
-
-
搜索结果
309 条记录 (耗时 0.04 秒)
