摘要:
A noise reduction method for reducing noise in an input video signal to output an output video signal includes the steps of generating a motion-compensated reference video signal from the output video signal; delaying the output video signal to generate a non-motion-compensated reference video signal; mixing the motion-compensated reference video signal with the non-motion-compensated reference video signal to generate a reference video signal; subtracting the generated reference video signal from the input video signal to generate a differential signal; compensating the differential signal to generate a noise reduction signal; and subtracting the noise reduction signal from the input video signal.
摘要:
A signal processing circuit for a moving detection circuit which has a coefficient generator which is connected to an output of a moving detection circuit. A level comparator is connected between the moving detection circuit and the coefficient generator and is also connected to a threshold voltage switch. An isolated-point eliminating circuit is connected between the level comparator and a time base filter which is connected at its output terminal to the input terminal of the coefficient generator. The coefficient generator includes a plurality of one bit delay devices which are connected in series and the plurality of one bit delay devices have a plurality of output terminals, and an adder is connected to the plurality of output terminals so as to add the output signals.
摘要:
A matrix type display unit includes a plurality of row wires, and a plurality of column wires, and the matrix type display unit includes a scanning signal applying section performing scanning on each frame of image display through sequentially and alternatively applying a scanning signal to each of the plurality of row wires on a line-by-line basis with normal scan timing, and sequentially and alternatively applying the scanning signal again with scan timing delayed for a predetermined period from the normal scan timing after applying the scanning signal, and a modulation signal applying section applying a modulation signal corresponding to each pixel to a pixel on a line to which the scanning signal is applied with the normal scan timing and a pixel on a line to which the scanning signal is applied with the delay scan timing.
摘要:
Interpolated scan lines are produced in response to received video signals which are comprised of conventional interlaced scan lines constituting successive fields. A delay circuit, preferably formed of field memory devices, such as three cascaded field memories, functions to delay the received video signals to provide a first scanned line signal in a given field, the next succeeding scan line signal in that field, an interlaced scan line signal in the next succeeding field and an interlaced scan line signal in the next preceding field. A first combining circuit combines the signal values of the next succeeding field interlaced scan line signal and the next preceding field interlaced scan line signal to form a first combined scan line signal. A second combining circuit combines the signal values of the first scan line signal in the given field and the next succeeding scan line signal in that field to form a second combined scan line signal. The first and second combined scan line signals are level adjusted and added to produce an interpolated scan line signal intermediate successive main scan lines in the given field.
摘要:
In a picture-in-picture television receiver, the subpicture signal is A-D converted; the converted digital subpicture signal is latched in response a subpicture clock in synchronism with a subpicture synchronizing signal; the latched signal is latched again and stored in an image memory in response to a main picture synchronizing signal; and the latched signal is read from the image memory in synchronism with the main picture synchronizing signal, in order that the subpicture can stably be inserted in a predetermined area of the main picture by eliminating the unstable data duration during which variation in the subpicture signal is different for each bit signal thereof.
摘要:
The present invention is related to a video signal processing apparatus and method, a recording medium, and a program which are suitably for use in determining whether an input video signal is standard or nonstandard. In synchronization with the edge of an advance vertical sync signal xAVD, a free-running vertical sync edge counter 31 increments by 1 the count value which cycles between 0 through 7 and outputs the count value to a free-running field ID edge counter 32 and a comparator 33. In synchronization with the rising and falling edges of a field ID signal AFD, the free-running field ID edge counter 32 increments the count value by 1. The comparator 33 generates a nonstandard signal detection signal in correspondence with the FD edge count value with the V count value being 7 and a vertical sync signal xVD being at L level. The present invention is applicable to TV receivers for example.
摘要:
A flat display panel such as an FED panel is provided in which high display luminance is obtained with high picture quality and a simple wiring structure. A display device includes a display panel in which column direction wirings 15 and row direction wirings 16 are formed perpendicularly to each other and the column direction wirings 15 are divided into N sets (N is an integer of 2 or more) in the vertical direction of a screen, drive elements 13, 18 which drive each of these N sets of the column direction wirings 15, a scanning element 14 which scans the row direction wirings 16, and an interpolation element 19 which performs flame-interpolation on an input video signal N times; wherein the scanning element 14 simultaneously scans the row direction wirings 16 corresponding to these N sets of the column direction wirings 15 respectively with approximately 1/N the vertical cycle of the video signal, and the drive elements 13, 18, to which an interpolated video signal from the interpolation element 19 is input, drive each of these N sets of the column direction wirings 15 by the interpolated video signal with a frame shifted by 1/N the vertical cycle of the input video signal.
摘要:
A time-division bit number circuit that comprises a bit number expansion system and/or a bit number reduction system. The bit number expansion system converts an N bits signal to a 2N bits signal, while the bit number reduction system converts the 2N bits signal to the N bits signal where N is an integer. Thus, according to the time-division bit amount circuit, the number of memory can be saved, the area of circuit can be reduced and the pattern area of substrate can be reduced.
摘要:
A moving detection circuit which has a difference level generator which includes at least a frame delay circuit, and a vertical correlation detector which is connected to the difference signal generator and including a plurality of filters connected to the difference signal generator. A switching circuit for selecting one of the plurality of filters is provided and a control circuit is connected to the vertical correlation detector so as to control the switching circuit in response to the output level of the vertical correlation detector.
摘要:
A noise reduction method for reducing noise in an input video signal to output an output video signal includes the steps of generating a motion-compensated reference video signal from the output video signal; delaying the output video signal to generate a non-motion-compensated reference video signal; mixing the motion-compensated reference video signal with the non-motion-compensated reference video signal to generate a reference video signal; subtracting the generated reference video signal from the input video signal to generate a differential signal; compensating the differential signal to generate a noise reduction signal; and subtracting the noise reduction signal from the input video signal.