利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

56 条记录 (耗时 0.026 秒)

    Filtering circuit and semiconductor integrated circuit having the same
    1.
    发明授权
    Filtering circuit and semiconductor integrated circuit having the same 有权
    滤波电路和半导体集成电路具有相同的功能

    公开(公告)号：US08633748B2

    公开(公告)日：2014-01-21

    申请号：US13302167

    申请日：2011-11-22

    申请人： Hye-Young Lee ,  Yong-Mi Kim

    发明人： Hye-Young Lee ,  Yong-Mi Kim

    IPC分类号： H03L7/06

    CPC分类号： H03L7/0814 ,  H03K2005/00241 ,  H03L7/0816 ,  H03L7/093

    摘要： A filtering circuit includes jitter determination reference control unit configured to determine a jitter determination reference in correspondence to an operation mode and output a control signal in response to the jitter determination reference, and a filtering unit configured to set the jitter determination reference in response to the control signal and determine whether an input signal is maintained during a sample period in response to the set jitter determination reference.

    摘要翻译： 滤波电路包括：抖动判定基准控制部，被配置为根据操作模式确定抖动判定基准，响应抖动判定基准输出控制信号;滤波部，被配置为响应于抖动判定基准 控制信号，并且响应于所设置的抖动判定参考，确定在采样周期期间是否维持输入信号。

    Delay locked loop circuit and operation method thereof
    3.
    发明授权
    Delay locked loop circuit and operation method thereof 有权
    延迟锁定环路电路及其运行方法

    公开(公告)号：US08106693B2

    公开(公告)日：2012-01-31

    申请号：US13072068

    申请日：2011-03-25

    申请人： Hye-Young Lee

    发明人： Hye-Young Lee

    IPC分类号： H03K7/06

    CPC分类号： H03L7/0814 ,  G11C7/22 ,  G11C7/222 ,  H03L7/087

    摘要： A delay locked loop circuit includes a delay replica model unit for reflecting a delay time of an actual output path to a source clock and outputting the reflected source clock as a delay replica clock, a detector for detecting a remaining time after subtracting a time corresponding to a multiple of a clock cycle of the source clock from a time corresponding to a phase difference between the delay replica clock and the source clock, and a delay locking unit for delaying the source clock for a delay time to synchronize a clock generated by delaying the source clock for the detected remaining time of the detector with a phase of the source clock.

    摘要翻译： 延迟锁定环电路包括延迟复制模型单元，用于将实际输出路径的延迟时间反映到源时钟，并将反射源时钟作为延迟复制时钟输出;检测器，用于在减去对应于 来自与延迟复制时钟和源时钟之间的相位差相对应的时间的源时钟的时钟周期的倍数，以及延迟锁定单元，用于将源时钟延迟延迟时间，以使通过延迟复制时钟产生的时钟同步 源时钟，用于检测器的检测到的剩余时间与源时钟的相位。

    CONDUCTIVE POLYMER CONTAINING CARBAZOLE, AND ORGANIC PHOTOVOLTAIC DEVICE USING SAME
    4.
    发明申请
    CONDUCTIVE POLYMER CONTAINING CARBAZOLE, AND ORGANIC PHOTOVOLTAIC DEVICE USING SAME 有权
    含有CARBAZOLE的导电性聚合物和使用相同的有机光伏器件

    公开(公告)号：US20120018715A1

    公开(公告)日：2012-01-26

    申请号：US13259867

    申请日：2010-03-31

    申请人： Sang Jin Moon ,  Won Suk Shin ,  Won Wook So ,  Hye Young Lee ,  Kyu Nam Kim ,  Sung Cheol Yoon ,  Chang Jin Lee

    发明人： Sang Jin Moon ,  Won Suk Shin ,  Won Wook So ,  Hye Young Lee ,  Kyu Nam Kim ,  Sung Cheol Yoon ,  Chang Jin Lee

    IPC分类号： C08F26/06 ,  C08F228/06 ,  H01L51/46

    CPC分类号： H01L51/0043 ,  C08G61/123 ,  C08G61/124 ,  C08G61/126 ,  C08G2261/3142 ,  C08G2261/3241 ,  C08G2261/3244 ,  C08G2261/3246 ,  C08G2261/91 ,  H01L51/0036 ,  H01L51/0094 ,  Y02E10/549

    摘要： The present invention relates to a 2,7-carbazole-containing polymer represented by formula 1 and an organic photovoltaic device comprising the conductive polymer as a photoelectric conversion material. The conductive polymer has high photon absorption efficiency and improved hole mobility and is prepared by introducing a specific amount of a carbazole compound either into a polymer, consisting only of a donor functional group containing one or more aromatic monomers, or into a donor-acceptor type polymer comprising a repeating acceptor group introduced into a donor functional group. The conductive polymer can be used as a photoelectric conversion material for organic thin film transistors (OTFTs) or organic light-emitting diodes (OLEDs). Furthermore, the invention provides an organic photovoltaic device comprising the carbazole-containing conductive polymer as an electron donor, and thus can achieve high photoelectric conversion efficiency in organic thin film solar cells.

    摘要翻译： 本发明涉及由式1表示的2,7-咔唑聚合物和包含导电聚合物作为光电转换材料的有机光伏器件。 导电聚合物具有高的光子吸收效率和改善的空穴迁移率，并且通过将特定量的咔唑化合物引入仅由含有一个或多个芳族单体的供体官能团组成的聚合物中，或者进入供体 - 受体型 包含引入供体官能团的重复受体基团的聚合物。 导电聚合物可以用作有机薄膜晶体管（OTFT）或有机发光二极管（OLED）的光电转换材料。 此外，本发明提供一种包含含咔唑的导电聚合物作为电子给体的有机光伏器件，因此可以在有机薄膜太阳能电池中实现高的光电转换效率。

    DELAY LOCKED LOOP CIRCUIT AND OPERATION METHOD THEREOF
    5.
    发明申请
    DELAY LOCKED LOOP CIRCUIT AND OPERATION METHOD THEREOF 有权
    延迟锁定环路电路及其操作方法

    公开(公告)号：US20110169539A1

    公开(公告)日：2011-07-14

    申请号：US13072068

    申请日：2011-03-25

    申请人： Hye-Young LEE

    发明人： Hye-Young LEE

    IPC分类号： H03L7/06

    CPC分类号： H03L7/0814 ,  G11C7/22 ,  G11C7/222 ,  H03L7/087

    摘要： A delay locked loop circuit includes a delay replica model unit for reflecting a delay time of an actual output path to a source clock and outputting the reflected source clock as a delay replica clock, a detector for detecting a remaining time after subtracting a time corresponding to a multiple of a clock cycle of the source clock from a time corresponding to a phase difference between the delay replica clock and the source clock, and a delay locking unit for delaying the source clock for a delay time to synchronize a clock generated by delaying the source clock for the detected remaining time of the detector with a phase of the source clock.

    摘要翻译： 延迟锁定环电路包括延迟复制模型单元，用于将实际输出路径的延迟时间反映到源时钟，并将反射源时钟作为延迟复制时钟输出;检测器，用于在减去对应于 来自与延迟复制时钟和源时钟之间的相位差相对应的时间的源时钟的时钟周期的倍数，以及延迟锁定单元，用于将源时钟延迟延迟时间，以使通过延迟复制时钟产生的时钟同步 源时钟，用于检测器的检测到的剩余时间与源时钟的相位。

    Method and apparatus for performing handover in a digital broadcasting system
    6.
    发明授权
    Method and apparatus for performing handover in a digital broadcasting system 有权
    用于在数字广播系统中执行切换的方法和装置

    公开(公告)号：US07817600B2

    公开(公告)日：2010-10-19

    申请号：US11526128

    申请日：2006-09-22

    申请人： Hye-Young Lee ,  Jae-Yeon Song ,  Jong-Hyo Lee ,  Kook-Heui Lee

    发明人： Hye-Young Lee ,  Jae-Yeon Song ,  Jong-Hyo Lee ,  Kook-Heui Lee

    IPC分类号： H04W4/00

    CPC分类号： H04H20/26 ,  H04W36/30 ,  H04W72/005

    摘要： A method is provided for performing handover by a terminal in a digital broadcasting system. The method includes measuring strength of a received signal from a serving broadcast transmitter while receiving a broadcast service, and comparing the measured strength of the received signal with a predetermined reference value; periodically measuring strength of the received signal while continuously receiving the broadcast service when the measured strength of the received signal is greater than the reference value; sending a handover start request message for the broadcasting system to a base station of a mobile communication system when the measured strength of the received signal is less than or equal to the reference value; and performing handover from the serving broadcast transmitter to a target broadcast transmitter upon receipt of an accept message for the handover start request for the broadcasting system from the base station.

    摘要翻译： 提供了一种用于在数字广播系统中由终端执行切换的方法。 该方法包括在接收广播服务的同时测量来自服务广播发射机的接收信号的强度，并将接收信号的测量强度与预定参考值进行比较; 当接收信号的测量强度大于参考值时，周期性地测量接收信号的强度，同时连续接收广播服务; 当所测量的接收信号的强度小于或等于参考值时，向移动通信系统的基站发送用于广播系统的切换启动请求消息; 以及从基站接收到广播系统的切换开始请求的接受消息时，执行从服务广播发射机到目标广播发射机的切换。

    Method and apparatus for supporting a priority data transmission in a transmitter of a digital audio broadcasting system
    7.
    发明申请
    Method and apparatus for supporting a priority data transmission in a transmitter of a digital audio broadcasting system 审中-公开
    用于支持数字音频广播系统的发射机中的优先数据传输的方法和装置

    公开(公告)号：US20060248563A1

    公开(公告)日：2006-11-02

    申请号：US11413026

    申请日：2006-04-27

    申请人： Hye-Young Lee ,  Ki-Ho Jung ,  Jae-Yeon Song ,  Jong-Hyo Lee ,  Jong-Hoon Ann

    发明人： Hye-Young Lee ,  Ki-Ho Jung ,  Jae-Yeon Song ,  Jong-Hyo Lee ,  Jong-Hoon Ann

    IPC分类号： H04N7/16 ,  H04N7/173

    CPC分类号： H04H20/95 ,  H04H20/33 ,  H04H20/42 ,  H04H20/72 ,  H04H60/07

    摘要： A method and apparatus for supporting a priority transmission of broadcasting data in a transmitter of a digital broadcasting system. A determination is made as to whether a priority transmission of one broadcasting service to be provided is supported. If the service supports the priority transmission, a plurality of subchannels to be transmitted for the service are set and a priority of the data to be mapped to the plurality of subchannels is set. The data of the broadcasting service is mapped to the plurality of subchannels according to the priority. Data streams mapped to the plurality of subchannels are encoded in different encoders and the encoded data streams are transmitted.

    摘要翻译： 一种用于在数字广播系统的发射机中支持广播数据的优先传输的方法和装置。 确定是否支持要提供的一个广播服务的优先传输。 如果服务支持优先级传输，则设置要为业务发送的多个子信道，并且设置映射到多个子信道的数据的优先级。 根据优先级将广播业务的数据映射到多个子信道。 映射到多个子信道的数据流被编码在不同的编码器中，并且发送编码的数据流。

    Apparatus and methods for displaying short message transmission state information in mobile radio terminal
    8.
    发明授权
    Apparatus and methods for displaying short message transmission state information in mobile radio terminal 有权
    在移动无线终端中显示短消息传输状态信息的装置和方法

    公开(公告)号：US06230019B1

    公开(公告)日：2001-05-08

    申请号：US09174819

    申请日：1998-10-19

    申请人： Hye-Young Lee

    发明人： Hye-Young Lee

    IPC分类号： H04Q720

    CPC分类号： H04W88/02

    摘要： Apparatus and methods for displaying transmission state information of a transmitted short message in a mobile radio terminal are provided. The apparatus includes: a memory for storing the transmitted short message and a transmission option associated therewith; control means for receiving at least one of a first short message from a mobile exchange and a second short message from a short message service center, said control means analyzing the first short message to generate a first result corresponding to whether the transmitted short message has been successfully transmitted when the first short message is received, analyzing the second short message to generate a second result corresponding to whether the transmitted short message has been successfully transmitted when the second short message is received; and display means for displaying at least one of the first result and the second result generated by said control means.

    摘要翻译： 提供了一种用于在移动无线终端中显示发送的短消息的发送状态信息的装置和方法。 该装置包括：用于存储发送的短消息的存储器和与其相关联的传输选项; 用于从短消息服务中心接收来自移动交换机的第一短消息和来自短消息服务中心的第二短消息中的至少一个的控制装置，所述控制装置分析第一短消息以产生对应于所发送的短消息是否已被 当接收到第一短消息时成功发送，分析第二短消息以产生对应于当接收到第二短消息时发送的短消息是否被成功发送的第二结果; 以及显示装置，用于显示由所述控制装置产生的第一结果和第二结果中的至少一个。

    FILTERING CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT HAVING THE SAME
    9.
    发明申请
    FILTERING CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT HAVING THE SAME 有权
    滤波电路和具有该电路的半导体集成电路

    公开(公告)号：US20130082755A1

    公开(公告)日：2013-04-04

    申请号：US13302167

    申请日：2011-11-22

    申请人： Hye-Young LEE ,  Yong-Mi KIM

    发明人： Hye-Young LEE ,  Yong-Mi KIM

    IPC分类号： H03L7/06 ,  H03K5/00

    CPC分类号： H03L7/0814 ,  H03K2005/00241 ,  H03L7/0816 ,  H03L7/093

    摘要： A filtering circuit includes jitter determination reference control unit configured to determine a jitter determination reference in correspondence to an operation mode and output a control signal in response to the jitter determination reference, and a filtering unit configured to set the jitter determination reference in response to the control signal and determine whether an input signal is maintained during a sample period in response to the set jitter determination reference.

    摘要翻译： 滤波电路包括：抖动判定基准控制部，被配置为根据操作模式确定抖动判定基准，响应抖动判定基准输出控制信号;滤波部，被配置为响应于抖动判定基准 控制信号，并且响应于所设置的抖动判定参考，确定在采样周期期间是否维持输入信号。

    Duty cycle correction circuit of semiconductor memory apparatus
    10.
    发明授权
    Duty cycle correction circuit of semiconductor memory apparatus 有权
    半导体存储装置的占空比校正电路

    公开(公告)号：US08274318B2

    公开(公告)日：2012-09-25

    申请号：US12970931

    申请日：2010-12-16

    申请人： Hye Young Lee

    发明人： Hye Young Lee

    IPC分类号： H03K5/04

    CPC分类号： H03K5/1565 ,  H03K2005/00052 ,  H03K2005/00058

    摘要： A duty cycle correction circuit of a semiconductor memory apparatus includes a duty correction unit configured to determine a duty correction range in response to a duty correction range control signal, correct a duty of an inputted clock in response to duty correction codes to fall in the determined duty correction range, and generate a duty corrected clock; a duty detection unit configured to detect a duty of the duty corrected clock and output duty information; and a duty correction code generation unit configured to generate the duty correction codes based on the duty information.

    摘要翻译： 半导体存储器装置的占空比校正电路包括：占空比校正单元，被配置为响应于占空比校正范围控制信号确定占空比校正范围，响应于占空比校正代码校正输入时钟的占空比落入确定的 占空比校正范围，并产生占空比校正时钟; 占空比检测单元，被配置为检测所述占空比校正时钟和输出占空比信息的占空比; 以及占空比校正码生成部，其基于所述占空比信息生成所述占空比校正码。