中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

238 records (took 0.066 seconds)

    Systems, apparatuses, and methods for intraocular lens selection using artificial intelligence
    1.
    发明授权
    Systems, apparatuses, and methods for intraocular lens selection using artificial intelligence 有权

    公开(公告)号：US12201513B2

    公开(公告)日：2025-01-21

    申请号：US18396349

    申请日：2023-12-26

    Applicant: John Gregory Ladas

    Inventor： John Gregory Ladas

    IPC: A61F2/16 ,  A61B3/00 ,  G02C7/04 ,  G16H20/40 ,  G16H40/60 ,  G16H50/50 ,  G16H50/70 ,  A61B34/10

    Abstract: Aspects of the present invention may include systems and methods for intraocular lens selection using a formula and a deep learning machine to estimate the error of the formula. In an aspect, the disclosure provides a method for intraocular lens selection. The method may include obtaining at least two ocular measurement parameters and a lens selection parameter for an eye. The method may include determining an intraocular lens power based on a formula using the at least two ocular measurement parameters. The method may include determining an estimated error of the formula using a deep learning machine trained on verified post-operative results using intraocular lenses selected by the formula. The method may include adjusting the lens selection parameter based on the estimated. The method may include redetermining the intraocular lens power based on the formula and the adjusted lens selection parameter.

    SYSTEMS, APPARATUSES, AND METHODS FOR INTRAOCULAR LENS SELECTION USING ARTIFICAL INTELLIGENCE
    3.
    发明申请
    SYSTEMS, APPARATUSES, AND METHODS FOR INTRAOCULAR LENS SELECTION USING ARTIFICAL INTELLIGENCE 审中-公开

    公开(公告)号：US20190099262A1

    公开(公告)日：2019-04-04

    申请号：US16145751

    申请日：2018-09-28

    Applicant: John Gregory LADAS

    Inventor： John Gregory LADAS

    IPC: A61F2/16 ,  G02C7/04

    Abstract: Aspects of the present invention may include systems and methods for intraocular lens selection using a formula and a deep learning machine to estimate the error of the formula. In an aspect, the disclosure provides a method for intraocular lens selection. The method may include obtaining at least two ocular measurement parameters and a lens selection parameter for an eye. The method may include determining an intraocular lens power based on a formula using the at least two ocular measurement parameters. The method may include determining an estimated error of the formula using a deep learning machine trained on verified post-operative results using intraocular lenses selected by the formula. The method may include adjusting the lens selection parameter based on the estimated. The method may include redetermining the intraocular lens power based on the formula and the adjusted lens selection parameter.

    Threshold controlled limited out of order load execution
    5.
    发明授权
    Threshold controlled limited out of order load execution 有权
    阈值控制限制了无序加载执行

    公开(公告)号：US08949581B1

    公开(公告)日：2015-02-03

    申请号：US13103833

    申请日：2011-05-09

    Applicant: Matthew W. Ashcraft ,  John Gregory Favor

    Inventor： Matthew W. Ashcraft ,  John Gregory Favor

    IPC: G06F15/00 ,  G06F9/30 ,  G06F9/40

    CPC classification number: G06F9/3834 ,  G06F9/3836 ,  G06F9/3842

    Abstract: A load scheduler capable of limited issuing of out of order load instruction is disclosed. The load scheduler uses a max skipping threshold which limits the number of skipping load instructions and a max skipped threshold which limits the number of skipped load instructions. An address tag for a skipping instruction is stored in a skipping load instruction tracking unit when a skipping load instruction is issued. When a skipped load instruction issues, the address tag of the skipped load instruction is compared to the address tag of the skipping instruction to determine if a hazard from the out of order issuing of the skipping load instruction caused a hazard and must be flushed.

    Abstract translation: 公开了能够限制发出无序加载指令的负载调度器。 负载调度器使用限制跳过加载指令数量的最大跳过阈值和限制跳过加载指令数量的最大跳过阈值。 当发出跳过加载指令时，用于跳过指令的地址标签被存储在跳过加载指令跟踪单元中。 当跳过的加载指令发生时，将跳过的加载指令的地址标签与跳过指令的地址标签进行比较，以确定跳过加载指令的乱序发出的危险是否导致危险，并且必须被刷新。

    Load store unit with load miss result buffer
    6.
    发明授权
    Load store unit with load miss result buffer 有权
    加载存储单元与加载未结果缓冲区

    公开(公告)号：US08806135B1

    公开(公告)日：2014-08-12

    申请号：US13250481

    申请日：2011-09-30

    Applicant: Matthew W. Ashcraft ,  John Gregory Favor ,  David A. Kruckemyer

    Inventor： Matthew W. Ashcraft ,  John Gregory Favor ,  David A. Kruckemyer

    IPC: G06F12/08

    CPC classification number: G06F9/30043 ,  G06F9/3826 ,  G06F9/3834

    Abstract: A load/store unit with an outstanding load miss buffer and a load miss result buffer is configured to read data from a memory system having a level one cache. Missed load instructions are stored in the outstanding load miss buffer. The load/store unit retrieves data for multiple dependent missed load instructions using a single cache access and stores the data in the load miss result buffer. When missed load instructions are reissued from the outstanding load miss buffer, data for the missed load instructions are read from the load miss result buffer rather than the level one cache. Because the data is stored in the load miss result buffer, other instructions that may change the data in level one cache do not cause data hazards with the missed load instructions.

    Abstract translation: 具有未完成的负载未命中缓冲器和加载未命中结果缓冲器的加载/存储单元被配置为从具有一级缓存的存储器系统读取数据。 丢失的加载指令存储在未完成的负载丢失缓冲器中。 加载/存储单元使用单个高速缓存访​​问来检索多个相关的错过加载指令的数据，并将数据存储在加载未结果缓冲器中。 当错过的加载指令从未完成的负载丢失缓冲区重新发出时，从加载未命中结果缓冲区而不是一级缓存读取错误加载指令的数据。 由于数据存储在加载未命中结果缓冲区中，可能会更改一级缓存中的数据的其他指令不会导致丢失加载指令的数据危险。

    Load miss result buffer with shared data lines
    7.
    发明授权
    Load miss result buffer with shared data lines 有权
    加载带有共享数据线的未命中结果缓冲区

    公开(公告)号：US08793435B1

    公开(公告)日：2014-07-29

    申请号：US13250596

    申请日：2011-09-30

    Applicant: Matthew W. Ashcraft ,  John Gregory Favor ,  David A. Kruckemyer

    Inventor： Matthew W. Ashcraft ,  John Gregory Favor ,  David A. Kruckemyer

    IPC: G06F12/10

    CPC classification number: G06F12/0897 ,  G06F9/3834 ,  G06F12/084 ,  G06F12/0855

    Abstract: A load/store unit with an outstanding load miss buffer and a load miss result buffer is configured to read data from a memory system having a level one cache. Missed load instructions are stored in the outstanding load miss buffer. The load/store unit retrieves data for multiple dependent missed load instructions using a single memory access and stores the data in the load miss result buffer. The load miss result buffer includes dependent data lines, dependent data selection circuits, shared data lines and shared data selection circuits. The dependent data selection circuits are configured to select a subset of data from the memory system for storing in an associated dependent data line. Similarly, the shared data selection circuits are configured to select a subset of data from the memory system for storing in an associated shared data line.

    Abstract translation: 具有未完成的负载未命中缓冲器和加载未命中结果缓冲器的加载/存储单元被配置为从具有一级缓存的存储器系统读取数据。 丢失的加载指令存储在未完成的负载丢失缓冲器中。 加载/存储单元使用单个存储器访问检索多个相关的未完成加载指令的数据，并将数据存储在加载未结果缓冲器中。 加载未结结果缓冲器包括从属数据线，相关数据选择电路，共享数据线和共享数据选择电路。 依赖数据选择电路被配置为从存储器系统中选择数据的子集以存储在相关联的依赖数据线中。 类似地，共享数据选择电路被配置为从存储器系统中选择数据的子集以存储在相关联的共享数据线中。

    Symbolic renaming optimization of a trace
    10.
    发明授权
    Symbolic renaming optimization of a trace 有权
    跟踪的符号重命名优化

    公开(公告)号：US08499293B1

    公开(公告)日：2013-07-30

    申请号：US11941912

    申请日：2007-11-16

    Applicant: Matthew William Ashcraft ,  John Gregory Favor ,  Christopher Patrick Nelson ,  Ivan Pavle Radivojevic ,  Joseph Byron Rowlands ,  Richard Win Thaik

    Inventor： Matthew William Ashcraft ,  John Gregory Favor ,  Christopher Patrick Nelson ,  Ivan Pavle Radivojevic ,  Joseph Byron Rowlands ,  Richard Win Thaik

    IPC: G06F9/45

    CPC classification number: G06F8/441

    Abstract: A method and apparatus for optimizing a sequence of operations adapted for execution by a processor is disclosed to include associating with each register a symbolic expression selected from a set of possible symbolic expressions, locating an operation, if any, that is next within the sequence of operations and setting that operation to be a working operation, where the working operation has associated therewith a destination register and zero or more source registers, and processing the working operation when the working operation and any symbolic expressions of its source registers, if any, match at least one of a set of rules, where each rule specifies that the working operation must match a subset of the operation set, where each rule also specifies that the symbolic expressions, if any, of any source registers of the working operation must match a subset of the possible symbolic expressions, and where the rule also specifies a result, then posting the result as the symbolic expression of the destination register.

    Abstract translation: 公开了一种用于优化适于由处理器执行的操作序列的方法和装置，以包括将每个寄存器与从一组可能的符号表达式中选择的符号表达式相关联，定位下一个在 操作并将操作设置为工作操作，其中工作操作与目标寄存器和零个或多个源寄存器相关联，并且当工作操作和其源寄存器的任何符号表达（如果有的话）匹配时，处理工作操作 一组规则中的至少一个，其中每个规则规定工作操作必须与操作集的子集匹配，其中每个规则还规定工作操作的任何源寄存器的符号表达式（如果有的话）必须匹配 可能的符号表达式的子集，以及规则还指定结果的位置，然后将结果作为符号表达过程发布 目的地寄存器。

Patent Agency Ranking