-
公开(公告)号:US11960435B2
公开(公告)日:2024-04-16
申请号:US17692147
申请日:2022-03-10
Applicant: ADVANCED MICRO DEVICES, INC.
Inventor: Pradeep Jayaraman , Dean Gonzales , Gerald R. Talbot , Ramon A. Mangaser , Michael J. Tresidder , Prasant Kumar Vallur , Srikanth Reddy Gruddanti , Krishna Reddy Mudimela Venkata , David H. McIntyre
IPC: G06F13/42 , H01L25/065
CPC classification number: G06F13/4291 , G06F13/4286 , H01L25/0652
Abstract: A semiconductor package for skew matching in a die-to-die interface, including: a first die; a second die aligned with the first die such that each connection point of a first plurality of connection points of the first die is substantially equidistant to a corresponding connection point of a second plurality of connection points of the second die; and a plurality of connection paths of a substantially same length, wherein each connection path of the plurality of connection paths couples a respective connection point of the first plurality of connection points to the corresponding connection point of the second plurality of connection points.
-
公开(公告)号:US12015412B1
公开(公告)日:2024-06-18
申请号:US18060857
申请日:2022-12-01
Applicant: ADVANCED MICRO DEVICES, INC.
Inventor: Srikanth Reddy Gruddanti , Pradeep Jayaraman , Ramon A. Mangaser , Prasant Kumar Vallur , Krishna Reddy Mudimela Venkata , David H. McIntyre
CPC classification number: H03K5/249 , H03K5/14 , H03L7/0998 , H03K2005/00286
Abstract: A semiconductor package includes a first die having a phase locked loop outputting a local clock signal and a strobe signal to a first transmit block of the first die. The strobe signal has a phase offset relative to the local clock signal. A second die is aligned with the first die so each of a first plurality of connection points of the first die is substantially equidistant to a corresponding connection point of a second plurality of connection points of the second die. A plurality of connection paths of a substantially same length couple a connection points of the first plurality of connection points to corresponding connection points of the second plurality of connection points. Different connection paths transmit data signals from the first die to the second die based on the local clock signal and transmit the strobe signal from the first die to the second die.
-
公开(公告)号:US10049726B1
公开(公告)日:2018-08-14
申请号:US15424367
申请日:2017-02-03
Applicant: Advanced Micro Devices, Inc.
Inventor: Alexander W. Schaefer , David H. McIntyre
IPC: G11C7/00 , G11C11/419 , G11C11/418 , G11C7/12 , G11C7/02 , G11C8/08
Abstract: A dynamic NOR circuit includes a pre-charge transistor coupled between a first voltage supply node and a dynamic node to pre-charge the dynamic node. The dynamic NOR circuit includes a first keeper circuit having a first keeper transistor and a second keeper transistor serially coupled between the first voltage supply node and the dynamic node. The dynamic NOR circuit includes a first pull down circuit coupled between the dynamic node and ground. A first input signal is coupled to a gate of a first pull-down transistor in the first pull-down circuit and is also coupled to a gate of the first keeper transistor. A first keeper enable signal is coupled to a gate of the second keeper transistor. Additional keeper circuits and pull down circuits coupled to the dynamic node allow the dynamic NOR structure to handle a plurality of input signals.
-
公开(公告)号:US20180226122A1
公开(公告)日:2018-08-09
申请号:US15424367
申请日:2017-02-03
Applicant: Advanced Micro Devices, Inc.
Inventor: Alexander W. Schaefer , David H. McIntyre
IPC: G11C11/419 , G11C11/418
CPC classification number: G11C11/419 , G11C7/02 , G11C7/12 , G11C8/08 , G11C11/418 , G11C2207/104
Abstract: A dynamic NOR circuit includes a pre-charge transistor coupled between a first voltage supply node and a dynamic node to pre-charge the dynamic node. The dynamic NOR circuit includes a first keeper circuit having a first keeper transistor and a second keeper transistor serially coupled between the first voltage supply node and the dynamic node. The dynamic NOR circuit includes a first pull down circuit coupled between the dynamic node and ground. A first input signal is coupled to a gate of a first pull-down transistor in the first pull-down circuit and is also coupled to a gate of the first keeper transistor. A first keeper enable signal is coupled to a gate of the second keeper transistor. Additional keeper circuits and pull down circuits coupled to the dynamic node allow the dynamic NOR structure to handle a plurality of input signals.
-
-
-